Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp966079pxb; Fri, 22 Apr 2022 15:30:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzwtT2E0U2F9RmX/l09XkbcfbsxDf4VbeLrCB/+5+h+rS1pHcDeARXZ9lUG9FXOmxrAafWe X-Received: by 2002:a05:6a00:729:b0:4f7:77ed:c256 with SMTP id 9-20020a056a00072900b004f777edc256mr7322326pfm.1.1650666639692; Fri, 22 Apr 2022 15:30:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650666639; cv=none; d=google.com; s=arc-20160816; b=AKA5BlRxj9q0Evzkm9FJafqD4CoV+g2mNXcaGrem9IhT3CJhqL6HgJBsLm/E+FmNtF zPmGwZECbwAalj5lak4rNUQhcJByaTih3nYbDgXhc0I5ZijOt7FO+2mMbYVZMhtCoyUP S5dPT59M79CaktNlT2p8bxHN1AedhbYWKNfJ55Mpc8MptUOQwPTybdcUU7jCd9L/31fL CHx0xKRAvfGqarLnIlrwIIuq2nI36r1Aad4Igvt3ZiydVzX6Tu/TMaEPkwJ2sqSBQtKT O99D1+G2f4SlgFNAuR92W7ZA5bVArDpYAjszmU9DfDrpCyxvtC5sKdLkHgWE5FBfDupp JtHQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=7pU6hqCkE/dWDseBj5JNh3VPPA/zARwg48jnf3GCSy0=; b=rP2dmqr+sjC1TdAToaUYUTUhOyXfGSAHtaweShwDfY8O2BDdLDM29c9TrlpQvwvnmT x2q1Tm76VL3fBbi5Bn0OzBMMID4g0Ov08UT8cxLdPnvzJfJ+OZO4qj3TWFYRd35o+vvA aPKSfvER8YaZilwub9I7qg08AASDarO55ThwoEUCmUUE54bN2jcAxw6JA4qn6nRo8oLA +BiRBki4H8gP6zUQg0XyXSSmJ7m5VNNIAtuYCrTcxGe/nxlG4BqaoBwCQ1AP+zrSCyyI MN2EV6Vf0zwbI3ciQLRSvLZ4rtcGCaEODYV65XH+idurLlend3825GOkEHfp/hb7bkPO liCA== ARC-Authentication-Results: i=1; mx.google.com; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id nn17-20020a17090b38d100b001cbaa03b227si12764372pjb.140.2022.04.22.15.30.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Apr 2022 15:30:39 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 41FCD2A1899; Fri, 22 Apr 2022 13:38:06 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230490AbiDVTc2 (ORCPT + 99 others); Fri, 22 Apr 2022 15:32:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39100 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230364AbiDVTcR (ORCPT ); Fri, 22 Apr 2022 15:32:17 -0400 Received: from out28-196.mail.aliyun.com (out28-196.mail.aliyun.com [115.124.28.196]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8CABB263CA2; Fri, 22 Apr 2022 12:10:20 -0700 (PDT) X-Alimail-AntiSpam: AC=CONTINUE;BC=0.07683901|-1;CH=green;DM=|CONTINUE|false|;DS=CONTINUE|ham_regular_dialog|0.00422385-0.000511306-0.995265;FP=0|0|0|0|0|-1|-1|-1;HT=ay29a033018047207;MF=zhouyanjie@wanyeetech.com;NM=1;PH=DS;RN=14;RT=14;SR=0;TI=SMTPD_---.NVyzemb_1650654596; Received: from zhouyanjie-virtual-machine.localdomain(mailfrom:zhouyanjie@wanyeetech.com fp:SMTPD_---.NVyzemb_1650654596) by smtp.aliyun-inc.com(33.37.68.185); Sat, 23 Apr 2022 03:09:57 +0800 From: =?UTF-8?q?=E5=91=A8=E7=90=B0=E6=9D=B0=20=28Zhou=20Yanjie=29?= To: broonie@kernel.org, robh+dt@kernel.org, krzk+dt@kernel.org Cc: linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, paul@crapouillou.net, contact@artur-rojek.eu, dongsheng.qiu@ingenic.com, aric.pzqi@ingenic.com, rick.tyliu@ingenic.com, sernia.zhou@foxmail.com, zhenwenjin@gmail.com, reimu@sudomaker.com Subject: [PATCH v2 1/3] SPI: Ingenic: Add support for use GPIO as chip select line. Date: Sat, 23 Apr 2022 03:09:41 +0800 Message-Id: <1650654583-89933-2-git-send-email-zhouyanjie@wanyeetech.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1650654583-89933-1-git-send-email-zhouyanjie@wanyeetech.com> References: <1650654583-89933-1-git-send-email-zhouyanjie@wanyeetech.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,UNPARSEABLE_RELAY autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for using GPIOs as chip select lines on Ingenic SoCs. Signed-off-by: 周琰杰 (Zhou Yanjie) --- Notes: v1->v2: Use "device_property_read_u32()" instead "of_property_read_u32()" as Paul Cercueil's suggestion. drivers/spi/spi-ingenic.c | 11 +++++++++-- 1 file changed, 9 insertions(+), 2 deletions(-) diff --git a/drivers/spi/spi-ingenic.c b/drivers/spi/spi-ingenic.c index 03077a7..bb512ca 100644 --- a/drivers/spi/spi-ingenic.c +++ b/drivers/spi/spi-ingenic.c @@ -380,7 +380,7 @@ static int spi_ingenic_probe(struct platform_device *pdev) struct spi_controller *ctlr; struct ingenic_spi *priv; void __iomem *base; - int ret; + int num_cs, ret; pdata = of_device_get_match_data(dev); if (!pdata) { @@ -416,6 +416,11 @@ static int spi_ingenic_probe(struct platform_device *pdev) if (IS_ERR(priv->flen_field)) return PTR_ERR(priv->flen_field); + if (device_property_read_u32(dev, "num-cs", &num_cs)) { + dev_warn(dev, "Number of chip select lines not specified.\n"); + num_cs = 2; + } + platform_set_drvdata(pdev, ctlr); ctlr->prepare_transfer_hardware = spi_ingenic_prepare_hardware; @@ -429,7 +434,9 @@ static int spi_ingenic_probe(struct platform_device *pdev) ctlr->bits_per_word_mask = pdata->bits_per_word_mask; ctlr->min_speed_hz = 7200; ctlr->max_speed_hz = 54000000; - ctlr->num_chipselect = 2; + ctlr->use_gpio_descriptors = true; + ctlr->max_native_cs = 2; + ctlr->num_chipselect = num_cs; ctlr->dev.of_node = pdev->dev.of_node; if (spi_ingenic_request_dma(ctlr, dev)) -- 2.7.4