Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp996438pxb; Fri, 22 Apr 2022 16:17:27 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwd4ew+nvBrepFAmm6CuTFp3hkY64AiLJ+9QOEcW7hAH69czbmcLfY1ERQ57i0QnfBYc9Xm X-Received: by 2002:aa7:983c:0:b0:50c:efb1:6861 with SMTP id q28-20020aa7983c000000b0050cefb16861mr4756194pfl.24.1650669447454; Fri, 22 Apr 2022 16:17:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650669447; cv=none; d=google.com; s=arc-20160816; b=LIlIC/wBO8d7ulhuw9Xy/mgwXlaQYlDmyrzzvihNTK8xX78tAhbLllJyGBTHJpw9ZN JfKz/uRoFk+PTZo3gwGv/abol9crnacpcngjYS9OPtPPHswy2mlvBuUshAHGjK2fZNo5 rSyyPPQPZM/BvpIuybXXRVB/B38P+mjNFGoPCsGvRpCZ4/cbZfVdCW3GfJPeYbtluIe5 VeKc/tDWA5Q+3rGWESiW5jKCdI4X73j0hdpV5RqMkSLbpDE8JHhvGzkl4lMQ8f51z0wx eZLIRJ2DPjkDxbtg+wRANcXwohZL4QcnICCEHvi2PdEXGYuDCKxWgktzoVZ4yiYfjQr9 237w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:cc:to:subject:from:date :dkim-signature; bh=gHthjfTv/HM2Ti1svLIYl8G14Pjf02MoaKKk/9XvI/I=; b=xcFk28Njz2A7OvfUzBNVOBxDQ2lqHO74qeFvIUDxcohMtK+emnSAaRpn5D0OECsGzl 7/GtQAMfzYhH/5vm8aVWIYshZg0DTy58B6mS25u6QMkZfLPvnNN/loOFnz0KkvbBWLIx yb3rYf7mI7FN9tMNMcD3SZzFCLaLo59zIlvTQC2etD7Z3YXgDBptTknvMz32EGaeKfO5 YInm8KuJN2/gcQFBYaC0Ob74ToTYy4S+XV9+Vqvk8cxClSoEW5epWYRV0ExhRfCZkyd/ qn1dFTbOnbo8IDW0MJl5FOfz0aA/SpVcb4IxDWA64dKe/SYkm9U/HU6RnQJ0PGUJWcPs B0Ow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@crapouillou.net header.s=mail header.b=RTAablME; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id x204-20020a6331d5000000b003aaf62a3914si406173pgx.586.2022.04.22.16.17.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Apr 2022 16:17:27 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@crapouillou.net header.s=mail header.b=RTAablME; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 592C914A52C; Fri, 22 Apr 2022 15:30:35 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232951AbiDVWdU (ORCPT + 99 others); Fri, 22 Apr 2022 18:33:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36708 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233126AbiDVWcP (ORCPT ); Fri, 22 Apr 2022 18:32:15 -0400 Received: from aposti.net (aposti.net [89.234.176.197]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C777B1E71AA; Fri, 22 Apr 2022 14:25:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net; s=mail; t=1650655261; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=gHthjfTv/HM2Ti1svLIYl8G14Pjf02MoaKKk/9XvI/I=; b=RTAablMEtt4DpQgsVxkxPy1v71PS0fgkcF6hasRTRwZYKDuWZdrnerFxE3N69kxv2JD2be 4J6L3JGrBFF/EVg0+Drxi6V/NWfSvkZOYe+8oehv5iGuejB9W7pJESBNHUutuTNZ96Nfqr ybU+u/ZMYzHGxmSuTYJLMs03lJWnjcU= Date: Fri, 22 Apr 2022 20:20:49 +0100 From: Paul Cercueil Subject: Re: [PATCH v2 1/3] SPI: Ingenic: Add support for use GPIO as chip select line. To: =?UTF-8?b?5ZGo55Cw5p2w?= Cc: broonie@kernel.org, robh+dt@kernel.org, krzk+dt@kernel.org, linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, contact@artur-rojek.eu, dongsheng.qiu@ingenic.com, aric.pzqi@ingenic.com, rick.tyliu@ingenic.com, sernia.zhou@foxmail.com, zhenwenjin@gmail.com, reimu@sudomaker.com Message-Id: In-Reply-To: <1650654583-89933-2-git-send-email-zhouyanjie@wanyeetech.com> References: <1650654583-89933-1-git-send-email-zhouyanjie@wanyeetech.com> <1650654583-89933-2-git-send-email-zhouyanjie@wanyeetech.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Zhou, Le sam., avril 23 2022 at 03:09:41 +0800, =E5=91=A8=E7=90=B0=E6=9D=B0 (Zhou= Yanjie)=20 a =C3=A9crit : > Add support for using GPIOs as chip select lines on Ingenic SoCs. >=20 > Signed-off-by: =E5=91=A8=E7=90=B0=E6=9D=B0 (Zhou Yanjie) > --- >=20 > Notes: > v1->v2: > Use "device_property_read_u32()" instead > "of_property_read_u32()" as Paul Cercueil's suggestion. >=20 > drivers/spi/spi-ingenic.c | 11 +++++++++-- > 1 file changed, 9 insertions(+), 2 deletions(-) >=20 > diff --git a/drivers/spi/spi-ingenic.c b/drivers/spi/spi-ingenic.c > index 03077a7..bb512ca 100644 > --- a/drivers/spi/spi-ingenic.c > +++ b/drivers/spi/spi-ingenic.c > @@ -380,7 +380,7 @@ static int spi_ingenic_probe(struct=20 > platform_device *pdev) > struct spi_controller *ctlr; > struct ingenic_spi *priv; > void __iomem *base; > - int ret; > + int num_cs, ret; >=20 > pdata =3D of_device_get_match_data(dev); > if (!pdata) { > @@ -416,6 +416,11 @@ static int spi_ingenic_probe(struct=20 > platform_device *pdev) > if (IS_ERR(priv->flen_field)) > return PTR_ERR(priv->flen_field); >=20 > + if (device_property_read_u32(dev, "num-cs", &num_cs)) { > + dev_warn(dev, "Number of chip select lines not specified.\n"); > + num_cs =3D 2; The "num-cs" property is not required in the binding, so I don't think=20 the dev_warn() is warranted. Just silently set num_cs =3D 2. With this addressed: Reviewed-by: Paul Cercueil Cheers, -Paul > + } > + > platform_set_drvdata(pdev, ctlr); >=20 > ctlr->prepare_transfer_hardware =3D spi_ingenic_prepare_hardware; > @@ -429,7 +434,9 @@ static int spi_ingenic_probe(struct=20 > platform_device *pdev) > ctlr->bits_per_word_mask =3D pdata->bits_per_word_mask; > ctlr->min_speed_hz =3D 7200; > ctlr->max_speed_hz =3D 54000000; > - ctlr->num_chipselect =3D 2; > + ctlr->use_gpio_descriptors =3D true; > + ctlr->max_native_cs =3D 2; > + ctlr->num_chipselect =3D num_cs; > ctlr->dev.of_node =3D pdev->dev.of_node; >=20 > if (spi_ingenic_request_dma(ctlr, dev)) > -- > 2.7.4 >=20