Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp1526639pxb; Sat, 23 Apr 2022 09:03:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx8Y4OUb5TBIvTWw6D9zH8gGDBZJ4B1CV9RNHGaew2e6MP8FPnb40clLF3rpR72YFhjM/Fj X-Received: by 2002:a17:90a:343:b0:1cb:234a:a975 with SMTP id 3-20020a17090a034300b001cb234aa975mr22163341pjf.83.1650729799188; Sat, 23 Apr 2022 09:03:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650729799; cv=none; d=google.com; s=arc-20160816; b=pk0enY4zy869KYg+4SED90L/Hc3Lf8TOEa8n155dYDdidl79D4rVCCU2VfLXKid6ur WPWCsxAbz5fhLKyiPxyZIQbpkH9hKCkOUW4x7tIYtjSVB2VUB5oFPPQRg0DURghLViaZ s+B1vhq/WBqdWGI3AWtlx1e1Fu2iSKc7o9Q1K0HR2WwjAbRqb6cBZJcPvAHzaT94Zknn ung88fz1Gm/sbHTRAHK7TxYPK5W3u21hOyHzwBVOsAJihbA61V274zFBmwb0MFzkqqjY oNSk/NybJUEb2nCEQ95ZJ6jQ/wAbxPl44bDzYt4+5BAK4RonlOlZy9FrWNsodyGglBrn 0Wyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding:subject :cc:to:from:message-id:date:dkim-signature; bh=tZUrl8zLKA5D27ChnNocJe50cIVDD1SSEejUzU+DrrI=; b=b5B4QHQFbhY87XYsI43HROR+X6iKGR88mOc8eUyncRJT5XgiQ0MU2jIygJVphd6Tql wRwDUXWrRkU0o5wzPxlK+p6PVP+OGmEJ7PYZxCFPoGyPO5Pk1wQfrmJtDxcBGVnYZjdM X7hbFxjbOEOiwWtPLhCd8XOykVxJSjvMR9yk/OTTexdJufA+N92yNjKIfK2AFa+JMcX4 vLBa0BSqqJIzLn54vTHYIG7DA1K3RJcMnrkRdWpmhkCY0e0rrzx+NRFHBhSspYiy4dfG i0kMLTlvElf6uJmWAcX/I20TgBeu3uWfoCzN3i0jufzQWSoVXvctGrOyCRn5yKv6PY+x vt8w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nathanrossi.com header.s=google header.b=i8TV0Ww6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nathanrossi.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k5-20020a170902c40500b001568bc04b41si12716818plk.147.2022.04.23.09.03.02; Sat, 23 Apr 2022 09:03:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@nathanrossi.com header.s=google header.b=i8TV0Ww6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nathanrossi.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235681AbiDWNSC (ORCPT + 99 others); Sat, 23 Apr 2022 09:18:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58638 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235685AbiDWNRj (ORCPT ); Sat, 23 Apr 2022 09:17:39 -0400 Received: from mail-pl1-x630.google.com (mail-pl1-x630.google.com [IPv6:2607:f8b0:4864:20::630]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 81A0D1EE8EC for ; Sat, 23 Apr 2022 06:14:41 -0700 (PDT) Received: by mail-pl1-x630.google.com with SMTP id n8so16832968plh.1 for ; Sat, 23 Apr 2022 06:14:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nathanrossi.com; s=google; h=date:message-id:from:to:cc:subject:content-transfer-encoding :mime-version; bh=tZUrl8zLKA5D27ChnNocJe50cIVDD1SSEejUzU+DrrI=; b=i8TV0Ww6bdfK6ykIROfAsZnjEnJS3ZqNeUmA+qBRONVVVWSA6HP7wmhLSMJ/1ajzS2 1o/dWYH5BLqrzbKnSTDQqcrQCb5aeZybM4qBk3u2gZY8g1LlaHKf0YZiWtSH+lfjbLuU dE6kSOCKlwFPt7rMjY1dKGKkMnqPq4cy3zBkWrQXJQNiQ1cJ3fASGNc87w97yg7wN2hJ VFdh4FsAiuXCwepwqOzSv3BwVpgTL33i5n1qahZpnvEcrfiS9QWYPGuI/hPFHJlVljJc QjGgo4FUYb8oRQQvhcY+OtCjLsH3iRfmoUz258vD/GURt1qy3KVAv5K2lxgwc4YoBdwr JVEA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:message-id:from:to:cc:subject :content-transfer-encoding:mime-version; bh=tZUrl8zLKA5D27ChnNocJe50cIVDD1SSEejUzU+DrrI=; b=E1auQVMpJapqxc3nsrbLyGqoLGNewyK1ZGslVw97z79jAC736iDBZTgF28bp7CgUWa r3aTPWP8ubcFqYmlYB7Ij7pPZa6wqXfGCm+drqEL5d2kjPUcSGgLuY3yHZq8qA+jBuGU AaqnK1DqRagD1sG97hBI7o96ECTTFZKvg35DlTzGspZQ7enib9M98FY88nQUp9ZMFWkE 2qP3NcKNlcOUfvFpA9eeIBDgvzHT4R9/8XfELY57tHaqTSeNmG5xYOcB4Qz8WvQGhcWN XlKHXkypF3GOcSrlWLPBdlvHVQc2NKdxWUa7G260bCwDSrLUrA3QrDBGLQXPyWkpMD1G 5mDw== X-Gm-Message-State: AOAM530gvU2/YnXOL5LUdZDvYm1kbJ0PfzXQ2mnpYit1mj6KVePIGokY WqmC6pIGxP05GW6HiWlSsdOzug== X-Received: by 2002:a17:902:e94f:b0:14f:1636:c8a8 with SMTP id b15-20020a170902e94f00b0014f1636c8a8mr9338301pll.130.1650719680802; Sat, 23 Apr 2022 06:14:40 -0700 (PDT) Received: from [127.0.1.1] (117-20-68-98.751444.bne.nbn.aussiebb.net. [117.20.68.98]) by smtp.gmail.com with UTF8SMTPSA id w7-20020a63a747000000b003991d7d3728sm5103337pgo.74.2022.04.23.06.14.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 23 Apr 2022 06:14:40 -0700 (PDT) Date: Sat, 23 Apr 2022 13:14:27 +0000 Message-Id: <20220423131427.237160-1-nathan@nathanrossi.com> From: Nathan Rossi To: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nathan Rossi , Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S. Miller" , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski Subject: [PATCH 1/2] dt-bindings: net: dsa: marvell: Add single-chip-address property Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some Marvell DSA devices can be accessed in a single chip addressing mode. This is currently configured by setting the address of the switch to 0. However switches in this configuration do not respond to address 0, only responding to higher addresses (fixed addressed based on the switch model) for the individual ports/etc. This is a feature to allow for other phys to exist on the same mdio bus. This change defines a 'single-chip-address' property in order to explicitly define that the chip is accessed in this mode. This allows for a switch to have an address defined other than 0, so that address 0 can be used for another mdio device. Signed-off-by: Nathan Rossi --- Documentation/devicetree/bindings/net/dsa/marvell.txt | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/net/dsa/marvell.txt b/Documentation/devicetree/bindings/net/dsa/marvell.txt index 2363b41241..5c7304274c 100644 --- a/Documentation/devicetree/bindings/net/dsa/marvell.txt +++ b/Documentation/devicetree/bindings/net/dsa/marvell.txt @@ -46,6 +46,8 @@ Optional properties: - mdio? : Container of PHYs and devices on the external MDIO bus. The node must contains a compatible string of "marvell,mv88e6xxx-mdio-external" +- single-chip-address : Device is configured to use single chip addressing + mode. Example: --- 2.35.2