Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp2355763pxb; Sun, 24 Apr 2022 12:06:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyL3rtiBDfvCXP3W20KMkiDjk0yT3lp0b8d2yJJgH4WLbjpgGuNhV/7JtK5toVJSiayuT0x X-Received: by 2002:a17:902:cf0b:b0:15a:2681:9180 with SMTP id i11-20020a170902cf0b00b0015a26819180mr14588810plg.137.1650827182266; Sun, 24 Apr 2022 12:06:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650827182; cv=none; d=google.com; s=arc-20160816; b=EDUYdurtgtktgkSaXQqZDcX0Ap9n15WxFBsGUqdfKFYD1iEvunFz+3F2rco5iHzMYo JQkvC222ruVWjbC1t4ujazNEyfE2Qtm4c8jEWeP2Hlp64SLQSXMjQZK77ju9H0ALAQ6D MkiK/x0ffocosgchIW1v9HdUWhFfuX6n5lDd4XGqLQhqXcFXGa5uLnT9+AuC1DYV30i9 kGPqOk4hh/kpg/xCYQvWBCLyurWvHD+HfEEKAz3Ae93Fae5RFwgMxfuPL8fV5v285YNC wyzbd0vxtywjCkg6TDC2zKcBGp1uA3po2A4op2QhT6lR6YBC8fk9lPDmZSJCgN+uGhpR zt6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=lQVbIb2JtzfXlFMXF5sUujmihmQB1ITOpgM0dRlM/bE=; b=JwYKkPN9vRkxYWWPXXeNPXGF9H7Z+Mnh/YURxUY5yEJd8EZbEStE9UPRNifDlv9uQm mgZk2pxlSk//LODvW7jl5i02EruP/BQ1aKWyiT9qzI8f0lcld1X5N1Y7sWf5MSPwVPmR WubLUt7Vr23HQOwK6DpizkDcKeC2WGmBYa0WepYVYcfZ2k6WMJjsvxUTiljy9Rm32Nhf CjZs/ZDubxWOHodysedFkFxYdVjB7sLO1ZL9nIevGBiIi/i123abvJu/UhUn90f9wHI9 CTsuBomTgzDEdpBRVfUcWCuYOALJ2Tu1IuzCD6/HKGd9tzgRwZIeOrLl/9NHSypEPndZ +Xrg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=ad8l34Oy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t184-20020a6381c1000000b003ab2bed9524si1516772pgd.765.2022.04.24.12.06.06; Sun, 24 Apr 2022 12:06:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=ad8l34Oy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236355AbiDWQO0 (ORCPT + 99 others); Sat, 23 Apr 2022 12:14:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36378 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235036AbiDWQOZ (ORCPT ); Sat, 23 Apr 2022 12:14:25 -0400 Received: from mail-qk1-x735.google.com (mail-qk1-x735.google.com [IPv6:2607:f8b0:4864:20::735]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4FCB935254; Sat, 23 Apr 2022 09:11:28 -0700 (PDT) Received: by mail-qk1-x735.google.com with SMTP id j9so7985232qkg.1; Sat, 23 Apr 2022 09:11:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=message-id:date:mime-version:user-agent:subject:content-language:to :cc:references:from:in-reply-to:content-transfer-encoding; bh=lQVbIb2JtzfXlFMXF5sUujmihmQB1ITOpgM0dRlM/bE=; b=ad8l34Oy3g2XPQbKV5BOfbYnWHL9BOhdVLt8MCnK6mVOd/h1q9YEE3evE+OIlHSuwn CBUXm5m0Dtn6SYBy9VqsDnR816pbRFPcaDZKm30baLR96P80nZX5xyx8IJ36I/IxFO7s YDuwaQyZi+6VnxE/QcF3+tqIFx/UWV0QntEDQxYGdkwJfAPjnulsvber14U5RK46Uio9 kepo/Id4gojp/BwtMAOqZpUXaYG+utfJVHyHwiOivbnEnLJqXNSNgxUgiO3uDMycnfPV 8mMXhvikabVraP3RqpOS+e9PVKZx+G1Zp0zerh1E+q2CWz05Xaqn7UKS+7conFkou/1Y nrGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=lQVbIb2JtzfXlFMXF5sUujmihmQB1ITOpgM0dRlM/bE=; b=jiJR8wqhnnRzsBDdG+FguHUH0Vkpe8uJdWNNR7ifvX7c6oYDzdvrE9IbZPg8Xrce7z LJlVItsIOO4p1psMXuu+bylq1QiJB4mWvMgllkuzn3L88nT0YSvodbW7ipT6t4f771So i4Vkb8KBa1Yn4GJcm4tD3zHwMGnr1v7xQBbN1RtzP478N1n/x0WF2vQuOHKh1S8GiRDi QujnLvTkvCNR7Tdhbjv48iw/j5gtiMGSGR9qUoMPEJgftaboF9JqGPiG4zwsg7Y8cwq1 eT/GzBf4hLxVPOW/LXTOn2gRF/Z8X8m7plc9W5RXzUwp/IgHxRJ7nUE5+/SMMub0ZhQE 3GjA== X-Gm-Message-State: AOAM533H7EvUiRNYZJ0MqjxeehFws4y8IM5F4xzoermAkVVQAkyV2STY yWfOw8Q0EWhitNIbTms6CRY= X-Received: by 2002:a05:620a:bc6:b0:67d:1870:8b35 with SMTP id s6-20020a05620a0bc600b0067d18708b35mr5751141qki.85.1650730287404; Sat, 23 Apr 2022 09:11:27 -0700 (PDT) Received: from [10.4.10.60] (146-115-144-188.s4282.c3-0.nwt-cbr1.sbo-nwt.ma.cable.rcncustomer.com. [146.115.144.188]) by smtp.gmail.com with ESMTPSA id x20-20020ac85f14000000b002e1ee1c56c3sm3047852qta.76.2022.04.23.09.11.25 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 23 Apr 2022 09:11:26 -0700 (PDT) Message-ID: Date: Sat, 23 Apr 2022 12:11:24 -0400 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.4.0 Subject: Re: [PATCH v1 08/12] clk: imx: Add initial support for i.MXRT1170 clock driver Content-Language: en-US To: Stephen Boyd , linux-imx@nxp.com Cc: robh+dt@kernel.org, mturquette@baylibre.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, aisheng.dong@nxp.com, stefan@agner.ch, linus.walleij@linaro.org, daniel.lezcano@linaro.org, tglx@linutronix.de, arnd@arndb.de, olof@lixom.net, soc@kernel.org, linux@armlinux.org.uk, abel.vesa@nxp.com, dev@lynxeye.de, marcel.ziswiler@toradex.com, tharvey@gateworks.com, leoyang.li@nxp.com, sebastian.reichel@collabora.com, cniedermaier@dh-electronics.com, clin@suse.com, giulio.benetti@benettiengineering.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org References: <20220326144313.673549-1-Mr.Bossman075@gmail.com> <20220326144313.673549-9-Mr.Bossman075@gmail.com> <20220423030331.0E85CC385A0@smtp.kernel.org> From: Jesse Taube In-Reply-To: <20220423030331.0E85CC385A0@smtp.kernel.org> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-3.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 4/22/22 23:03, Stephen Boyd wrote: > Quoting Jesse Taube (2022-03-26 07:43:09) >> diff --git a/drivers/clk/imx/clk-imxrt1170.c b/drivers/clk/imx/clk-imxrt1170.c >> new file mode 100644 >> index 000000000000..041aea3d4b02 >> --- /dev/null >> +++ b/drivers/clk/imx/clk-imxrt1170.c >> @@ -0,0 +1,391 @@ >> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) >> +/* >> + * Copyright (C) 2022 >> + * Author(s): >> + * Jesse Taube >> + */ >> +#include >> +#include > > Is this include used? > >> +#include > > Is this include used? > >> +#include > > Need to include clk-provider.h > >> +#include >> + >> +#include "clk.h" >> + >> +#define CLOCK_MUX_DEFAULT "rcosc48M_div2", "osc", "rcosc400M", "rcosc16M" >> + >> +#define LPCG_GATE(gate) (0x6000 + (gate * 0x20)) >> + >> +#define DEF_CLOCK(flags, macro, name) \ >> +do { \ >> + hws[macro##_SEL] = imx_clk_hw_mux(#name"_sel", ccm_base + (name * 0x80), \ >> + 8, 3, root_clocks[name], 8); \ >> + hws[macro##_GATE] = imx_clk_hw_gate_dis_flags(#name"_gate", #name"_sel", \ >> + ccm_base + (name * 0x80), 24, flags); \ >> + hws[macro] = imx_clk_hw_divider(#name, #name"_gate", ccm_base + (name * 0x80), 0, 8); \ >> +} while (0) >> + >> +enum root_clock_names { >> + m7, /* root clock m7. */ > > Is the comment adding any value? It has the enum name after "root clock" > and the enum is "root_clock_names" so it looks very obvious. > >> + m4, /* root clock m4. */ >> + bus, /* root clock bus. */ >> + bus_lpsr, /* root clock bus lpsr. */ > [...] >> + end, /* root clock end. */ >> +}; >> + >> +static const char * const root_clocks[79][8] = { >> + {CLOCK_MUX_DEFAULT, "pll_arm", "pll1_sys", "pll3_sys", "pll_video"}, > > Space after { and before } > >> + {CLOCK_MUX_DEFAULT, "pll3_pfd3", "pll3_sys", "pll2_sys", "pll1_div5"}, >> + {CLOCK_MUX_DEFAULT, "pll3_sys", "pll1_div5", "pll2_sys", "pll2_pfd3"}, > [...] >> + {CLOCK_MUX_DEFAULT, "pll2_pfd3", "rcosc48M", "pll3_pfd1", "pll_audio"} >> +}; >> + >> +static const char * const pll_arm_mux[] = {"pll_arm_pre", "osc"}; >> +static const char * const pll3_mux[] = {"pll3_pre", "osc"}; >> +static const char * const pll2_mux[] = {"pll2_pre", "osc"}; >> + >> +static const struct clk_div_table post_div_table[] = { >> + { .val = 3, .div = 1, }, >> + { .val = 2, .div = 8, }, >> + { .val = 1, .div = 4, }, >> + { .val = 0, .div = 2, }, >> + { } >> +}; >> + >> +static struct clk_hw **hws; >> +static struct clk_hw_onecell_data *clk_hw_data; > > Do either of these need to be static global variables? They could be > local function pointers allocated on the heap (like they already are). > >> + >> +static int imxrt1170_clocks_probe(struct platform_device *pdev) >> +{ > [...] >> + hws[IMXRT1170_CLK_PLL2_PFD3] = imx_clk_hw_pfd("pll2_pfd3", "pll2_sys", pll_base + 0x270, 3); >> + >> + /* CCM clocks */ >> + ccm_base = devm_platform_ioremap_resource(pdev, 0); >> + if (WARN_ON(IS_ERR(ccm_base))) >> + return PTR_ERR(ccm_base); >> + >> + DEF_CLOCK(CLK_IS_CRITICAL, IMXRT1170_CLK_M7, m7); > > Don't have macros do things to variables that are in global scope. It > makes things very non-obvious. Instead, pass hw to the macro, or better > yet make a static inline function and let the compiler decide to inline > it or not. Ah I use the enum name as the string clk name so inline unfortunately wont work. Thanks I will fix `ccm_base` and `hws`. Thanks for the reply!!!! > >> + DEF_CLOCK(CLK_IS_CRITICAL, IMXRT1170_CLK_M4, m4); > [...] >> + DEF_CLOCK(0, IMXRT1170_CLK_CSI2_UI, csi2_ui); >> + DEF_CLOCK(0, IMXRT1170_CLK_CSI, csi); >> + DEF_CLOCK(0, IMXRT1170_CLK_CKO1, cko1); >> + DEF_CLOCK(0, IMXRT1170_CLK_CKO2, cko2); >> + >> + hws[IMXRT1170_CLK_USB] = imx_clk_hw_gate("usb", "bus", ccm_base + LPCG_GATE(115), 0); >> + >> + clk_set_rate(hws[IMXRT1170_CLK_PLL_ARM]->clk, 90000000); > > Use assigned-clock-rates? Sry left from testing. > >> + >> + imx_check_clk_hws(hws, IMXRT1170_CLK_END); Thanks, Jesse Taube