Received: by 2002:a05:6602:2086:0:0:0:0 with SMTP id a6csp3348267ioa; Tue, 26 Apr 2022 01:44:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyqHdtV/W/k2N9KdOq4um0ntASqhFRj9+SJwRBz8XwDLVNVUoV8V98bYO3lDmZTbwa34fL0 X-Received: by 2002:aa7:c442:0:b0:425:ebed:4782 with SMTP id n2-20020aa7c442000000b00425ebed4782mr8648714edr.168.1650962690296; Tue, 26 Apr 2022 01:44:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650962690; cv=none; d=google.com; s=arc-20160816; b=0rs0FcUkGXAE6yElooQ4UQNivXL6V16ka1hvBSoUMp5VoY74mGsNol5OUh3vAHFpAe fU1s6bpaMRFvNj7Zkc3qonvgVmkxZGdOZ11dGbkjHdzs+1C/f34lSIM15+5RDuKwY1pP KJnmAKX4tjc4WpTwABKT0R2kWJKf7ksjAUonV82/WLxVtVP2TCtPladF+ax6vPMmRd6i gC0Yxs7FXXoyD3ei6WwxtcNQxmlLuumKwtXRnd4bmfHUC92vQdMPyMkTRBDATaPUVpJN HxeK5CWFhHsa33e9FGAfq5P0b+gR0Vzu2t17WWbRgP9VdSYEIxsi76ZXGVJ86sh8HvmB mS+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=agiOT3wgJVFMYbdcsV7LK5VqExZdpD5q9nayOeJ35eA=; b=D6xFfyAppxn23Yihglz5c1YbAevO+OOKTGPuYETneK/Znp2OueEeo5JewOOPpI4rY1 23Qyvfc1C7s9949UOCLKEmacGH5uHYAwYQEAWRYgHO/x709IgBapkyD0bZU7F2V4QgLu 44M99zJyU96Y9l26mIddRrqSOjbasS8F7/YLCaZkpo+Pxp04aeIVHfSdkbZ4ABbX3yta GeE+QQZ+ryaJnTgsrY+Sn6bw+CGxjCgXwKJ66bSxBB0xg0UmSbzJ+OtBEndTlfOHp9Jh GVCmXxeopKQ8B5wB4xqfAF48mrIIRi4Mpi9hRQnkZ9/OkzDAYTVFPrfP9hxsaGDmx01j 902Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=VAebXaFO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i27-20020a1709063c5b00b006f3948dd1b8si4472302ejg.668.2022.04.26.01.44.26; Tue, 26 Apr 2022 01:44:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=VAebXaFO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242052AbiDYRMa (ORCPT + 99 others); Mon, 25 Apr 2022 13:12:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39468 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238725AbiDYRM2 (ORCPT ); Mon, 25 Apr 2022 13:12:28 -0400 Received: from mail-oi1-x230.google.com (mail-oi1-x230.google.com [IPv6:2607:f8b0:4864:20::230]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E45BD10C8A5 for ; Mon, 25 Apr 2022 10:09:23 -0700 (PDT) Received: by mail-oi1-x230.google.com with SMTP id t15so17835854oie.1 for ; Mon, 25 Apr 2022 10:09:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=agiOT3wgJVFMYbdcsV7LK5VqExZdpD5q9nayOeJ35eA=; b=VAebXaFOiZefPVeEJulXLboE4EXNx/LIkWpC4z5tKUZ2CLqgGi38dTuUCScRuI32V2 j/FYDEb4KhO0AuD047R0JH6gB1brdYygv+VXihVRqibeFgHfimd2hQnOzRCN4ftAYRsV m9oHFEpV2b6iaFw6/4tWTbDu8e2CcTkZBuQyKwGqnE1U+bDty/jy5sQNc0HqI9yZX6aT +xOfSGXkLWOCF3zBIP1LtP/ov7kktYnQImTiaMQEuEo/gVUKH04JVX9xP7oo4gbA90oX z5S4cMl4zCsMkJkhpTvjBtuDmNdJld1qxfGxaJEQCQk2w/O1bhQv3VMvSiXbplDyZsxk TLpw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=agiOT3wgJVFMYbdcsV7LK5VqExZdpD5q9nayOeJ35eA=; b=yU0rnpGCRD1RffkMBClA5I+FZ7xJwII81or/i1/Mog6VQsXLAIOJy4XHhoK3Egwc7N H1Hb22rY8D5lzfQ+7NufqwLzRVdW6I69N8MGo/2IZg+ksnKPGPmV3pKAiCrDNb2C9gl/ 0X1XBjQFhJBn8uCqzKslvTmPjvu31u6L4HHrfn2JPd7vnsB0BEz6IqbCtbRF79xZ42Xz Z288I0vdRqVaX4WnwLXATZESgztWhopqmlahXXRs2naO4Ek8kwti1nrpeSUCO72Rr/Q2 kGikDxE80RQg8hF2xUAZx4mBDl6zlPpwzCarppnZtKktWmkE5FdIAtI4aZiwwXuPHTmP iyng== X-Gm-Message-State: AOAM533zt8IwWARxmkvO/Bdr1w27N50GqltLzvJSJcyKyU/tCl+AXAmt QR+cWGeBd0fpRKFvhwAuDb2NyIkH4mGDx2VofPM= X-Received: by 2002:aca:3d88:0:b0:321:141:ce0b with SMTP id k130-20020aca3d88000000b003210141ce0bmr12346839oia.200.1650906563242; Mon, 25 Apr 2022 10:09:23 -0700 (PDT) MIME-Version: 1.0 References: <20220423134402.3726385-1-trix@redhat.com> In-Reply-To: <20220423134402.3726385-1-trix@redhat.com> From: Alex Deucher Date: Mon, 25 Apr 2022 13:09:11 -0400 Message-ID: Subject: Re: [PATCH] drm/radeon: change cik_default_state table from global to static To: Tom Rix Cc: "Deucher, Alexander" , Christian Koenig , xinhui pan , Dave Airlie , Daniel Vetter , Maling list - DRI developers , LKML , amd-gfx list Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Apr 23, 2022 at 9:44 AM Tom Rix wrote: > > Sparse reports these issues > cik_blit_shaders.c:31:11: warning: symbol 'cik_default_state' was not declared. Should it be static? > cik_blit_shaders.c:246:11: warning: symbol 'cik_default_size' was not declared. Should it be static? > > cik_default_state and cik_default_size are only used in cik.c. Single file symbols > should be static. So move their definitions to cik_blit_shaders.h and change their > storage-class-specifier to static. > > Remove unneeded cik_blit_shader.c > > Signed-off-by: Tom Rix Applied. Thanks! Alex > --- > drivers/gpu/drm/radeon/Makefile | 2 +- > drivers/gpu/drm/radeon/cik_blit_shaders.c | 246 ---------------------- > drivers/gpu/drm/radeon/cik_blit_shaders.h | 219 ++++++++++++++++++- > 3 files changed, 218 insertions(+), 249 deletions(-) > delete mode 100644 drivers/gpu/drm/radeon/cik_blit_shaders.c > > diff --git a/drivers/gpu/drm/radeon/Makefile b/drivers/gpu/drm/radeon/Makefile > index 1045d2c46a76..ea5380e24c3c 100644 > --- a/drivers/gpu/drm/radeon/Makefile > +++ b/drivers/gpu/drm/radeon/Makefile > @@ -44,7 +44,7 @@ radeon-y += radeon_device.o radeon_asic.o radeon_kms.o \ > evergreen.o evergreen_cs.o \ > evergreen_hdmi.o radeon_trace_points.o ni.o \ > atombios_encoders.o radeon_semaphore.o radeon_sa.o atombios_i2c.o si.o \ > - radeon_prime.o cik.o cik_blit_shaders.o \ > + radeon_prime.o cik.o \ > r600_dpm.o rs780_dpm.o rv6xx_dpm.o rv770_dpm.o rv730_dpm.o rv740_dpm.o \ > rv770_smc.o cypress_dpm.o btc_dpm.o sumo_dpm.o sumo_smc.o trinity_dpm.o \ > trinity_smc.o ni_dpm.o si_smc.o si_dpm.o kv_smc.o kv_dpm.o ci_smc.o \ > diff --git a/drivers/gpu/drm/radeon/cik_blit_shaders.c b/drivers/gpu/drm/radeon/cik_blit_shaders.c > deleted file mode 100644 > index ff1311806e91..000000000000 > --- a/drivers/gpu/drm/radeon/cik_blit_shaders.c > +++ /dev/null > @@ -1,246 +0,0 @@ > -/* > - * Copyright 2012 Advanced Micro Devices, Inc. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sublicense, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the next > - * paragraph) shall be included in all copies or substantial portions of the > - * Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL > - * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - * > - * Authors: > - * Alex Deucher > - */ > - > -#include > -#include > -#include > - > -const u32 cik_default_state[] = > -{ > - 0xc0066900, > - 0x00000000, > - 0x00000060, /* DB_RENDER_CONTROL */ > - 0x00000000, /* DB_COUNT_CONTROL */ > - 0x00000000, /* DB_DEPTH_VIEW */ > - 0x0000002a, /* DB_RENDER_OVERRIDE */ > - 0x00000000, /* DB_RENDER_OVERRIDE2 */ > - 0x00000000, /* DB_HTILE_DATA_BASE */ > - > - 0xc0046900, > - 0x00000008, > - 0x00000000, /* DB_DEPTH_BOUNDS_MIN */ > - 0x00000000, /* DB_DEPTH_BOUNDS_MAX */ > - 0x00000000, /* DB_STENCIL_CLEAR */ > - 0x00000000, /* DB_DEPTH_CLEAR */ > - > - 0xc0036900, > - 0x0000000f, > - 0x00000000, /* DB_DEPTH_INFO */ > - 0x00000000, /* DB_Z_INFO */ > - 0x00000000, /* DB_STENCIL_INFO */ > - > - 0xc0016900, > - 0x00000080, > - 0x00000000, /* PA_SC_WINDOW_OFFSET */ > - > - 0xc00d6900, > - 0x00000083, > - 0x0000ffff, /* PA_SC_CLIPRECT_RULE */ > - 0x00000000, /* PA_SC_CLIPRECT_0_TL */ > - 0x20002000, /* PA_SC_CLIPRECT_0_BR */ > - 0x00000000, > - 0x20002000, > - 0x00000000, > - 0x20002000, > - 0x00000000, > - 0x20002000, > - 0xaaaaaaaa, /* PA_SC_EDGERULE */ > - 0x00000000, /* PA_SU_HARDWARE_SCREEN_OFFSET */ > - 0x0000000f, /* CB_TARGET_MASK */ > - 0x0000000f, /* CB_SHADER_MASK */ > - > - 0xc0226900, > - 0x00000094, > - 0x80000000, /* PA_SC_VPORT_SCISSOR_0_TL */ > - 0x20002000, /* PA_SC_VPORT_SCISSOR_0_BR */ > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x80000000, > - 0x20002000, > - 0x00000000, /* PA_SC_VPORT_ZMIN_0 */ > - 0x3f800000, /* PA_SC_VPORT_ZMAX_0 */ > - > - 0xc0046900, > - 0x00000100, > - 0xffffffff, /* VGT_MAX_VTX_INDX */ > - 0x00000000, /* VGT_MIN_VTX_INDX */ > - 0x00000000, /* VGT_INDX_OFFSET */ > - 0x00000000, /* VGT_MULTI_PRIM_IB_RESET_INDX */ > - > - 0xc0046900, > - 0x00000105, > - 0x00000000, /* CB_BLEND_RED */ > - 0x00000000, /* CB_BLEND_GREEN */ > - 0x00000000, /* CB_BLEND_BLUE */ > - 0x00000000, /* CB_BLEND_ALPHA */ > - > - 0xc0016900, > - 0x000001e0, > - 0x00000000, /* CB_BLEND0_CONTROL */ > - > - 0xc00c6900, > - 0x00000200, > - 0x00000000, /* DB_DEPTH_CONTROL */ > - 0x00000000, /* DB_EQAA */ > - 0x00cc0010, /* CB_COLOR_CONTROL */ > - 0x00000210, /* DB_SHADER_CONTROL */ > - 0x00010000, /* PA_CL_CLIP_CNTL */ > - 0x00000004, /* PA_SU_SC_MODE_CNTL */ > - 0x00000100, /* PA_CL_VTE_CNTL */ > - 0x00000000, /* PA_CL_VS_OUT_CNTL */ > - 0x00000000, /* PA_CL_NANINF_CNTL */ > - 0x00000000, /* PA_SU_LINE_STIPPLE_CNTL */ > - 0x00000000, /* PA_SU_LINE_STIPPLE_SCALE */ > - 0x00000000, /* PA_SU_PRIM_FILTER_CNTL */ > - > - 0xc0116900, > - 0x00000280, > - 0x00000000, /* PA_SU_POINT_SIZE */ > - 0x00000000, /* PA_SU_POINT_MINMAX */ > - 0x00000008, /* PA_SU_LINE_CNTL */ > - 0x00000000, /* PA_SC_LINE_STIPPLE */ > - 0x00000000, /* VGT_OUTPUT_PATH_CNTL */ > - 0x00000000, /* VGT_HOS_CNTL */ > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, /* VGT_GS_MODE */ > - > - 0xc0026900, > - 0x00000292, > - 0x00000000, /* PA_SC_MODE_CNTL_0 */ > - 0x00000000, /* PA_SC_MODE_CNTL_1 */ > - > - 0xc0016900, > - 0x000002a1, > - 0x00000000, /* VGT_PRIMITIVEID_EN */ > - > - 0xc0016900, > - 0x000002a5, > - 0x00000000, /* VGT_MULTI_PRIM_IB_RESET_EN */ > - > - 0xc0026900, > - 0x000002a8, > - 0x00000000, /* VGT_INSTANCE_STEP_RATE_0 */ > - 0x00000000, > - > - 0xc0026900, > - 0x000002ad, > - 0x00000000, /* VGT_REUSE_OFF */ > - 0x00000000, > - > - 0xc0016900, > - 0x000002d5, > - 0x00000000, /* VGT_SHADER_STAGES_EN */ > - > - 0xc0016900, > - 0x000002dc, > - 0x0000aa00, /* DB_ALPHA_TO_MASK */ > - > - 0xc0066900, > - 0x000002de, > - 0x00000000, /* PA_SU_POLY_OFFSET_DB_FMT_CNTL */ > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - > - 0xc0026900, > - 0x000002e5, > - 0x00000000, /* VGT_STRMOUT_CONFIG */ > - 0x00000000, > - > - 0xc01b6900, > - 0x000002f5, > - 0x76543210, /* PA_SC_CENTROID_PRIORITY_0 */ > - 0xfedcba98, /* PA_SC_CENTROID_PRIORITY_1 */ > - 0x00000000, /* PA_SC_LINE_CNTL */ > - 0x00000000, /* PA_SC_AA_CONFIG */ > - 0x00000005, /* PA_SU_VTX_CNTL */ > - 0x3f800000, /* PA_CL_GB_VERT_CLIP_ADJ */ > - 0x3f800000, /* PA_CL_GB_VERT_DISC_ADJ */ > - 0x3f800000, /* PA_CL_GB_HORZ_CLIP_ADJ */ > - 0x3f800000, /* PA_CL_GB_HORZ_DISC_ADJ */ > - 0x00000000, /* PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 */ > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0x00000000, > - 0xffffffff, /* PA_SC_AA_MASK_X0Y0_X1Y0 */ > - 0xffffffff, > - > - 0xc0026900, > - 0x00000316, > - 0x0000000e, /* VGT_VERTEX_REUSE_BLOCK_CNTL */ > - 0x00000010, /* */ > -}; > - > -const u32 cik_default_size = ARRAY_SIZE(cik_default_state); > diff --git a/drivers/gpu/drm/radeon/cik_blit_shaders.h b/drivers/gpu/drm/radeon/cik_blit_shaders.h > index dfe7314f9ff4..d2a2e2316814 100644 > --- a/drivers/gpu/drm/radeon/cik_blit_shaders.h > +++ b/drivers/gpu/drm/radeon/cik_blit_shaders.h > @@ -20,13 +20,228 @@ > * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > * DEALINGS IN THE SOFTWARE. > * > + * Authors: > + * Alex Deucher > */ > > #ifndef CIK_BLIT_SHADERS_H > #define CIK_BLIT_SHADERS_H > > -extern const u32 cik_default_state[]; > +static const u32 cik_default_state[] = > +{ > + 0xc0066900, > + 0x00000000, > + 0x00000060, /* DB_RENDER_CONTROL */ > + 0x00000000, /* DB_COUNT_CONTROL */ > + 0x00000000, /* DB_DEPTH_VIEW */ > + 0x0000002a, /* DB_RENDER_OVERRIDE */ > + 0x00000000, /* DB_RENDER_OVERRIDE2 */ > + 0x00000000, /* DB_HTILE_DATA_BASE */ > > -extern const u32 cik_default_size; > + 0xc0046900, > + 0x00000008, > + 0x00000000, /* DB_DEPTH_BOUNDS_MIN */ > + 0x00000000, /* DB_DEPTH_BOUNDS_MAX */ > + 0x00000000, /* DB_STENCIL_CLEAR */ > + 0x00000000, /* DB_DEPTH_CLEAR */ > + > + 0xc0036900, > + 0x0000000f, > + 0x00000000, /* DB_DEPTH_INFO */ > + 0x00000000, /* DB_Z_INFO */ > + 0x00000000, /* DB_STENCIL_INFO */ > + > + 0xc0016900, > + 0x00000080, > + 0x00000000, /* PA_SC_WINDOW_OFFSET */ > + > + 0xc00d6900, > + 0x00000083, > + 0x0000ffff, /* PA_SC_CLIPRECT_RULE */ > + 0x00000000, /* PA_SC_CLIPRECT_0_TL */ > + 0x20002000, /* PA_SC_CLIPRECT_0_BR */ > + 0x00000000, > + 0x20002000, > + 0x00000000, > + 0x20002000, > + 0x00000000, > + 0x20002000, > + 0xaaaaaaaa, /* PA_SC_EDGERULE */ > + 0x00000000, /* PA_SU_HARDWARE_SCREEN_OFFSET */ > + 0x0000000f, /* CB_TARGET_MASK */ > + 0x0000000f, /* CB_SHADER_MASK */ > + > + 0xc0226900, > + 0x00000094, > + 0x80000000, /* PA_SC_VPORT_SCISSOR_0_TL */ > + 0x20002000, /* PA_SC_VPORT_SCISSOR_0_BR */ > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x80000000, > + 0x20002000, > + 0x00000000, /* PA_SC_VPORT_ZMIN_0 */ > + 0x3f800000, /* PA_SC_VPORT_ZMAX_0 */ > + > + 0xc0046900, > + 0x00000100, > + 0xffffffff, /* VGT_MAX_VTX_INDX */ > + 0x00000000, /* VGT_MIN_VTX_INDX */ > + 0x00000000, /* VGT_INDX_OFFSET */ > + 0x00000000, /* VGT_MULTI_PRIM_IB_RESET_INDX */ > + > + 0xc0046900, > + 0x00000105, > + 0x00000000, /* CB_BLEND_RED */ > + 0x00000000, /* CB_BLEND_GREEN */ > + 0x00000000, /* CB_BLEND_BLUE */ > + 0x00000000, /* CB_BLEND_ALPHA */ > + > + 0xc0016900, > + 0x000001e0, > + 0x00000000, /* CB_BLEND0_CONTROL */ > + > + 0xc00c6900, > + 0x00000200, > + 0x00000000, /* DB_DEPTH_CONTROL */ > + 0x00000000, /* DB_EQAA */ > + 0x00cc0010, /* CB_COLOR_CONTROL */ > + 0x00000210, /* DB_SHADER_CONTROL */ > + 0x00010000, /* PA_CL_CLIP_CNTL */ > + 0x00000004, /* PA_SU_SC_MODE_CNTL */ > + 0x00000100, /* PA_CL_VTE_CNTL */ > + 0x00000000, /* PA_CL_VS_OUT_CNTL */ > + 0x00000000, /* PA_CL_NANINF_CNTL */ > + 0x00000000, /* PA_SU_LINE_STIPPLE_CNTL */ > + 0x00000000, /* PA_SU_LINE_STIPPLE_SCALE */ > + 0x00000000, /* PA_SU_PRIM_FILTER_CNTL */ > + > + 0xc0116900, > + 0x00000280, > + 0x00000000, /* PA_SU_POINT_SIZE */ > + 0x00000000, /* PA_SU_POINT_MINMAX */ > + 0x00000008, /* PA_SU_LINE_CNTL */ > + 0x00000000, /* PA_SC_LINE_STIPPLE */ > + 0x00000000, /* VGT_OUTPUT_PATH_CNTL */ > + 0x00000000, /* VGT_HOS_CNTL */ > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, /* VGT_GS_MODE */ > + > + 0xc0026900, > + 0x00000292, > + 0x00000000, /* PA_SC_MODE_CNTL_0 */ > + 0x00000000, /* PA_SC_MODE_CNTL_1 */ > + > + 0xc0016900, > + 0x000002a1, > + 0x00000000, /* VGT_PRIMITIVEID_EN */ > + > + 0xc0016900, > + 0x000002a5, > + 0x00000000, /* VGT_MULTI_PRIM_IB_RESET_EN */ > + > + 0xc0026900, > + 0x000002a8, > + 0x00000000, /* VGT_INSTANCE_STEP_RATE_0 */ > + 0x00000000, > + > + 0xc0026900, > + 0x000002ad, > + 0x00000000, /* VGT_REUSE_OFF */ > + 0x00000000, > + > + 0xc0016900, > + 0x000002d5, > + 0x00000000, /* VGT_SHADER_STAGES_EN */ > + > + 0xc0016900, > + 0x000002dc, > + 0x0000aa00, /* DB_ALPHA_TO_MASK */ > + > + 0xc0066900, > + 0x000002de, > + 0x00000000, /* PA_SU_POLY_OFFSET_DB_FMT_CNTL */ > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + > + 0xc0026900, > + 0x000002e5, > + 0x00000000, /* VGT_STRMOUT_CONFIG */ > + 0x00000000, > + > + 0xc01b6900, > + 0x000002f5, > + 0x76543210, /* PA_SC_CENTROID_PRIORITY_0 */ > + 0xfedcba98, /* PA_SC_CENTROID_PRIORITY_1 */ > + 0x00000000, /* PA_SC_LINE_CNTL */ > + 0x00000000, /* PA_SC_AA_CONFIG */ > + 0x00000005, /* PA_SU_VTX_CNTL */ > + 0x3f800000, /* PA_CL_GB_VERT_CLIP_ADJ */ > + 0x3f800000, /* PA_CL_GB_VERT_DISC_ADJ */ > + 0x3f800000, /* PA_CL_GB_HORZ_CLIP_ADJ */ > + 0x3f800000, /* PA_CL_GB_HORZ_DISC_ADJ */ > + 0x00000000, /* PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 */ > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0x00000000, > + 0xffffffff, /* PA_SC_AA_MASK_X0Y0_X1Y0 */ > + 0xffffffff, > + > + 0xc0026900, > + 0x00000316, > + 0x0000000e, /* VGT_VERTEX_REUSE_BLOCK_CNTL */ > + 0x00000010, /* */ > +}; > + > +static const u32 cik_default_size = ARRAY_SIZE(cik_default_state); > > #endif > -- > 2.27.0 >