Received: by 2002:a05:6602:2086:0:0:0:0 with SMTP id a6csp3384159ioa; Tue, 26 Apr 2022 02:30:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxE25pG7a6iXdjFijD1f5LihIShiXxOAcatFnCn1/bEb+cesRiD9fhfPVKrURuwCTQ8hxkD X-Received: by 2002:a05:6a00:4287:b0:50d:56d2:8b04 with SMTP id bx7-20020a056a00428700b0050d56d28b04mr2851285pfb.22.1650965425072; Tue, 26 Apr 2022 02:30:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650965425; cv=none; d=google.com; s=arc-20160816; b=h+XwA4tlqW2z5WA7xKCuEE3HvNlfq5rplU3Rqxu8j1GLd11zJOgkyyjzQQeR6IZFim 5YKf89j8EPJ9Wcx/Lhb55fKG5qWdbc2YA0H6MQI6f0o9SUlxUGnJww9iFuXoVKU31Dlt VsGpFnneVhZFfg4Eo0ALtcojEdGaGM6lChxfCs3izXfPN8/Lxs2Szz0EIedMiiGE9Bf9 dhxVdH78V85Ooup2vXswkBxeXNrqWCZDi+9itCt6vAISaMx+6NvojayLoCeZBH8wvQvc E10uTATTFK50nzgu7GZntyfzdqaqoZmnDKPdRmmU4KjBdtVgHXkx5jT6SpXB5Dtzjh/4 ZOcw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=6QjDNMx4x7i1956NihfaFwjEAxdNAY9wkJLE6MA4bmU=; b=MpW9vDZqaYBGy/nVqYbFG/UOFUkgwp1fUuZalSVBfRK/t4qTRoCSqvBC+Sm1Dc99iq GiuAdWxZy0Iq4p+V23vVKVQOGtmUlmPtbqaOn9s4sCL18GaMOmo5WPWCfHzhA5E7lXnT MrBzKxXUOc/i5LuPmyp7IE44tg9i29/VljkW0V/4R0njwit+2sGxlWE66qNqJopATsAy FDFnhj5TddawmYm6xcKukv7mbmO6geWCtdB/xx1QzhvTObOuHVDSoPBprN7IqmNHLIjq xH9pXc7kyPrltrrgx5ji/I+hT2UMdnfrdf66pukLCwkWkr9s3k9XBDw9IlwkVLRk92aE NFnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b="f/8Heozo"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 9-20020a631049000000b003ab05fe79c1si9019189pgq.120.2022.04.26.02.30.09; Tue, 26 Apr 2022 02:30:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b="f/8Heozo"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234824AbiDYWke (ORCPT + 99 others); Mon, 25 Apr 2022 18:40:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36212 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234711AbiDYWkb (ORCPT ); Mon, 25 Apr 2022 18:40:31 -0400 Received: from mail-pj1-x102f.google.com (mail-pj1-x102f.google.com [IPv6:2607:f8b0:4864:20::102f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C61C02E9FF for ; Mon, 25 Apr 2022 15:37:25 -0700 (PDT) Received: by mail-pj1-x102f.google.com with SMTP id d23-20020a17090a115700b001d2bde6c234so567603pje.1 for ; Mon, 25 Apr 2022 15:37:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=6QjDNMx4x7i1956NihfaFwjEAxdNAY9wkJLE6MA4bmU=; b=f/8HeozoJplITK6b2a5eUAhCwQYKKi0ISTSi1cDgOTt+xdLLFSNXTNq/Cs2mYIeUIj /BnbjsdB1ZeZtCvoI9PE+DS09cwW01zYkKGcTylwQyL35nCQgRDE6sTaNE8Kh5erqYy/ rf9gLIQWYTKfqXh+O1yjacaar91v8PM2LAp10= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=6QjDNMx4x7i1956NihfaFwjEAxdNAY9wkJLE6MA4bmU=; b=r8/nFeTSFkU1CRAPLGctoTTOcQ71Zb6ABzyQDYJiXSKfKEpxGpnKqmJQZbn22G6Vck QPHeRaFuZi+EpuS8krrVzPBbKeqt0txI9mdOUuXkkYRBGUbVgugwO09ovYJW5vGZwx62 mIOp/2JikANdw5tfUaqPkcJ7LSDP/yizJp5g7wjWJc6THuxEiVfDuCspJf0S6uyb9a99 TcPbliov8Exsl+AKWgKDcv7j6FcPQ3iQnhHi/xJQRAx2LByI4qp20+T5yW7rSiZFI13H nQbDR+Okpmyd55b9uCADlGxKwz4VlOjJiZOJwI1Hr0sw90LvFIUEviPf6f2315IuVWy8 zQ8A== X-Gm-Message-State: AOAM532XCt5YkIVX+gbIVEllhtAlNZ6J+0ANigRB5piTPQdYTmXOiLT+ ADV0D8eW2AQwDz6RYUypOQHffkYfJqibhZ8cSWs= X-Received: by 2002:a17:902:cec5:b0:15d:1e53:6f1a with SMTP id d5-20020a170902cec500b0015d1e536f1amr5580218plg.2.1650926245268; Mon, 25 Apr 2022 15:37:25 -0700 (PDT) Received: from tictac2.mtv.corp.google.com ([2620:15c:202:201:b820:7f63:f3dd:3da]) by smtp.gmail.com with ESMTPSA id t16-20020a632250000000b003aaf600a58esm7503566pgm.16.2022.04.25.15.37.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Apr 2022 15:37:24 -0700 (PDT) From: Douglas Anderson To: Bjorn Andersson Cc: Kuogee Hsieh , Abhinav Kumar , Matthias Kaehlcke , Dmitry Baryshkov , Stephen Boyd , Rob Clark , quic_kalyant@quicinc.com, Sankeerth Billakanti , linux-arm-msm@vger.kernel.org, Douglas Anderson , Andy Gross , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] arm64: dts: qcom: sc7280: eDP for herobrine boards Date: Mon, 25 Apr 2022 15:36:55 -0700 Message-Id: <20220425153650.1.Iedd71976a78d53c301ce0134832de95a989c9195@changeid> X-Mailer: git-send-email 2.36.0.rc2.479.g8af0fa9b8e-goog MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This change adds in eDP for herobrine boards, splitting up amongst the different files as makes sense. Rationale for the current split of things: * The eDP connector itself is on qcard. However, not all devices with a qcard will use an eDP panel. Some might use MIPI and, presumably, someone could build a device with qcard that had no display at all. * The qcard provides a PWM for backlight that goes to the eDP connector. This PWM is also is provided to the board and it's expected that it would be used as the backlight PWM even for herobrine devices with MIPI displays. * It's currently assumed that all herobrine boards will have some sort of display, either MIPI or eDP (but not both). * We will assume herobrine-rev1 has eDP. The schematics allow for a MIPI panel to be hooked up but, aside from some testing, nobody is doing this and most boards don't have all the parts stuffed for it. The two panels would also share a PWM for backlight, which is weird. * herobrine-villager and herobrine-hoglin (crd) also have eDP. * herobrine-hoglin (crd) has slightly different regulator setup for the backlight. It's expected that this is unique to this board. See comments in the dts file. * There are some regulators that are defined in the qcard schematic but provided by the board like "vreg_edp_bl" and "vreg_edp_3p3". While we could put references to these regulators straight in the qcard.dtsi file, this would force someone using qcard that didn't provide those regulators to provide a dummy or do an ugly /delete-node/. Instead, we'll add references in herobrine.dtsi. Signed-off-by: Douglas Anderson --- This patch most directly depends on ("arm64: dts: qcom: pm8350c: Add pwm support") [1] and it won't even compile without that. To be functional, of course, we also need the driver support for the PWM to land. In order for this patch to function we also need Sankeerth's eDP series [2] to land. To be schema happy, this patch also relies on my patch to add regulators into the schema for the PHY an the eDP controller [3]. Several other device tree files reference these supplies without being in the schema, though, so we'll have to decide whether to block on those bindings landing. It does sound as if the regulator names may not be exactly correct right now, though. :( In theory, I could break this patch up into separate patches adding the basic support to the qcard, then to herobrine.dtsi, and then one patch each for herobrine-r1, villager, and crd. Doing so didn't seem to make sense to me--I think it's easier to make sense of the change as one patch. However, if someone feels strongly that it should be broken up I'm happy to do so. I've managed to get the display on my herobrine-rev1 up and running on today's linuxnext (next-20220422) with this series. For whatever reason the eDP PHY wouldn't probe unless I hacked `fw_devlink=off` in the config. I don't believe that problem is related to this patch, though. [1] https://lore.kernel.org/r/1645509309-16142-4-git-send-email-quic_c_skakit@quicinc.com [2] https://lore.kernel.org/r/1650887072-16652-1-git-send-email-quic_sbillaka@quicinc.com/ [3] https://lore.kernel.org/r/20220425210643.2420919-1-dianders@chromium.org .../boot/dts/qcom/sc7280-herobrine-crd.dts | 40 ++++++++++++++ .../qcom/sc7280-herobrine-herobrine-r1.dts | 8 +++ .../dts/qcom/sc7280-herobrine-villager-r0.dts | 8 +++ .../arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 30 +++++++++++ arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi | 54 +++++++++++++++++++ 5 files changed, 140 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts b/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts index b06f61e9b90b..a4ac33c4fd59 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts @@ -12,6 +12,27 @@ / { model = "Qualcomm Technologies, Inc. sc7280 CRD platform (rev5+)"; compatible = "google,hoglin", "qcom,sc7280"; + + /* FIXED REGULATORS */ + + /* + * On most herobrine boards PPVAR_SYS directly provides VREG_EDP_BL. + * However, on CRD there's an extra regulator in the way. Since this + * is expected to be uncommon, we'll leave the "vreg_edp_bl" label + * in the baseboard herobrine.dtsi point at "ppvar_sys" and then + * make a "_crd" specific version here. + */ + vreg_edp_bl_crd: vreg-edp-bl-crd-regulator { + compatible = "regulator-fixed"; + regulator-name = "vreg_edp_bl_crd"; + + gpio = <&pm8350c_gpios 6 GPIO_ACTIVE_HIGH>; + enable-active-high; + pinctrl-names = "default"; + pinctrl-0 = <&edp_bl_reg_en>; + + vin-supply = <&ppvar_sys>; + }; }; /* ADDITIONS TO NODES DEFINED IN PARENT DEVICE TREE FILES */ @@ -81,6 +102,14 @@ ap_ts: touchscreen@5c { }; }; +&mdss_edp { + status = "okay"; +}; + +&mdss_edp_phy { + status = "okay"; +}; + /* For nvme */ &pcie1 { status = "okay"; @@ -91,6 +120,10 @@ &pcie1_phy { status = "okay"; }; +&pm8350c_pwm_backlight { + power-supply = <&vreg_edp_bl_crd>; +}; + /* For eMMC */ &sdhc_1 { status = "okay"; @@ -121,6 +154,13 @@ &pm8350c_gpios { "PMIC_EDP_BL_EN", "PMIC_EDP_BL_PWM", ""; + + edp_bl_reg_en: edp-bl-reg-en { + pins = "gpio6"; + function = "normal"; + bias-disable; + qcom,drive-strength = ; + }; }; &tlmm { diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-herobrine-r1.dts b/arch/arm64/boot/dts/qcom/sc7280-herobrine-herobrine-r1.dts index 29c4ca095294..b69ca09d9bfb 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-herobrine-r1.dts +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-herobrine-r1.dts @@ -100,6 +100,14 @@ ap_ts: touchscreen@5c { }; }; +&mdss_edp { + status = "okay"; +}; + +&mdss_edp_phy { + status = "okay"; +}; + /* For nvme */ &pcie1 { status = "okay"; diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-villager-r0.dts b/arch/arm64/boot/dts/qcom/sc7280-herobrine-villager-r0.dts index 6c2b9a14535a..d3d6ffad4eff 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-villager-r0.dts +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-villager-r0.dts @@ -58,6 +58,14 @@ &ap_sar_sensor1 { status = "okay"; }; +&mdss_edp { + status = "okay"; +}; + +&mdss_edp_phy { + status = "okay"; +}; + /* For nvme */ &pcie1 { status = "okay"; diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi b/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi index d58045dd7334..769d440d1917 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi @@ -367,6 +367,14 @@ &vreg_l2c_1p8 { /* ADDITIONS TO NODES DEFINED IN PARENT DEVICE TREE FILES */ +&edp_panel { + /* + * Now that we've defined which power supply we give to qcard for + * eDP we can hook it up in the panel node. + */ + power-supply = <&vreg_edp_3p3>; +}; + ap_sar_sensor_i2c: &i2c1 { clock-frequency = <400000>; status = "disabled"; @@ -420,6 +428,14 @@ tpm@50 { }; }; +&mdss { + status = "okay"; +}; + +&mdss_mdp { + status = "okay"; +}; + /* NVMe drive, enabled on a per-board basis */ &pcie1 { pinctrl-names = "default"; @@ -429,6 +445,20 @@ &pcie1 { vddpe-3v3-supply = <&pp3300_ssd>; }; +&pm8350c_pwm { + status = "okay"; +}; + +&pm8350c_pwm_backlight { + status = "okay"; + + /* + * Now that we've defined which power supply we give to qcard for + * backlight we can hook it up in the panel node. + */ + power-supply = <&vreg_edp_bl>; +}; + &pmk8350_rtc { status = "disabled"; }; diff --git a/arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi b/arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi index b833ba1e8f4a..fbd9f9fa9d3a 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi @@ -29,6 +29,16 @@ aliases { serial0 = &uart5; serial1 = &uart7; }; + + pm8350c_pwm_backlight: backlight { + compatible = "pwm-backlight"; + status = "disabled"; + + enable-gpios = <&pm8350c_gpios 7 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_edp_bl_en>; + pwms = <&pm8350c_pwm 3 65535>; + }; }; &apps_rsc { @@ -293,11 +303,50 @@ &ipa { modem-init; }; +/* NOTE: Not all Qcards have eDP connector stuffed */ +&mdss_edp { + vdda-0p9-supply = <&vdd_a_edp_0_0p9>; + vdda-1p2-supply = <&vdd_a_edp_0_1p2>; + + aux-bus { + edp_panel: panel { + compatible = "edp-panel"; + + backlight = <&pm8350c_pwm_backlight>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + port@0 { + reg = <0>; + edp_panel_in: endpoint { + remote-endpoint = <&mdss_edp_out>; + }; + }; + }; + }; + }; +}; + +&mdss_edp_out { + remote-endpoint = <&edp_panel_in>; +}; + +&mdss_edp_phy { + vdda-pll-supply = <&vdd_a_edp_0_0p9>; + vdda-phy-supply = <&vdd_a_edp_0_1p2>; +}; + &pcie1_phy { vdda-phy-supply = <&vreg_l10c_0p88>; vdda-pll-supply = <&vreg_l6b_1p2>; }; +&pm8350c_pwm { + pinctrl-names = "default"; + pinctrl-0 = <&pmic_edp_bl_pwm>; +}; + &pmk8350_vadc { pmk8350-die-temp@3 { reg = ; @@ -383,6 +432,11 @@ &usb_2_hsphy { * baseboard or board device tree, not here. */ +/* No external pull for eDP HPD, so set the internal one. */ +&edp_hot_plug_det { + bias-pull-down; +}; + /* * For ts_i2c * -- 2.36.0.rc2.479.g8af0fa9b8e-goog