Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp219336iob; Thu, 28 Apr 2022 00:23:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyt/mATGM3goUBbXCMn75f5V7M5+a5nqHtYpYGJthHIZDJvOfroHZLPEUMUP4Tg3vwH5+UP X-Received: by 2002:a17:907:9705:b0:6f0:2b25:784e with SMTP id jg5-20020a170907970500b006f02b25784emr7915034ejc.76.1651130608204; Thu, 28 Apr 2022 00:23:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651130608; cv=none; d=google.com; s=arc-20160816; b=lVc0xilWIJKoMQl1A04/IZRyyZLhk4has6NAOlGpzHGFQaNcB7ZNMvhtaYIeB+AhYO 8JwTXpFGDgYf3BP9KXVY0lgdSA6XLui5BLOGicfPQPNesvZGBlfxGFX/MZFw3286G01H fZmoq/LlFvxXUCOliLp7dXTv68PiZvRh8RpL/UoFwBT7HJJhbgZTnEkmoLD3Un+do4Ty s2+FElX9MIyOXowsrD4OzMhfSBD3Dvrr8uxBgKe+KkbyAJF3IfGE6TFsftqWT/uzcG/y aJHJhl5FhFqCwtpiStImNhk7wwXoCk3TFDQ+cwu6xZTGtAU/TYHcah53PBoRwSZa8naH AFJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=yAjKArgG+UzEZta3g6kqWrjnT6A3ODfHAc9WTuI1vFk=; b=CG/ETISnO0tV3RMl25jAdrMZnoFMHYuzPBohMbKxTfAiAnyVURGk1fRQJj6o+5TgP3 FoCsxFU6rr7Lfk6SYAYb61e/DZZ4zfHvbgTIiU1KOyUpJoc/OhNFP54gcyxwTSNNoWwp Ct8Gv0Fp2LrushlocwKJxx901v0hFXj2t+UcZxpm6tD72iUrGWizgP70Y1Co/uxw10J7 fdM5aHLcfjz6T+OFHUzSevqbc8GNF6W0pcjFt402M2RqeylteKIzzeDiN4dxZio7OzGt az46LDaSCvDZ+pX+SFxVVWfzM5DUqeC280KK/UX9Yn7hvWB2ZpCzlaGx+lPOtSGtTdqe Lh+A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=iQ72SWuh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qb9-20020a1709077e8900b006f3cfbe9943si3178962ejc.548.2022.04.28.00.23.04; Thu, 28 Apr 2022 00:23:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=iQ72SWuh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240231AbiD1BQP (ORCPT + 99 others); Wed, 27 Apr 2022 21:16:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39412 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231307AbiD1BQN (ORCPT ); Wed, 27 Apr 2022 21:16:13 -0400 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CFE04369F7; Wed, 27 Apr 2022 18:12:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1651108379; x=1682644379; h=from:to:cc:subject:date:message-id:mime-version; bh=yAjKArgG+UzEZta3g6kqWrjnT6A3ODfHAc9WTuI1vFk=; b=iQ72SWuhdQ1z9lo/cgHUgE+vBaw5RrgJs2fwkTFmuC0elakDsAIEHuhD nDT3qbBwov2zalRUWbTSF5Qf40RGRNgnmXM5RZYL2rY1x6+UzC4ZWZoPx M3jEsfP6sQ0K8IPZzALFzCgm0QQVQUZ3dxTnh+tD6t5RHXrHDOR4e0ck4 s=; Received: from ironmsg07-lv.qualcomm.com ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 27 Apr 2022 18:12:59 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg07-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Apr 2022 18:12:59 -0700 Received: from nalasex01c.na.qualcomm.com (10.47.97.35) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 27 Apr 2022 18:12:59 -0700 Received: from fenglinw-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 27 Apr 2022 18:12:56 -0700 From: Fenglin Wu To: , , CC: , , , , Subject: [RESEND PATCH V6 00/10] A bunch of fix and optimization patches in spmi-pmic-arb.c Date: Thu, 28 Apr 2022 09:12:39 +0800 Message-ID: <1651108369-11059-1-git-send-email-quic_fenglinw@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in v6: Rebased [v5 08/10] on https://lore.kernel.org/linux-arm-msm/20211227170151.73116-1-david@ixit.cz/#t Changes in v5: Drop [v4 11/11] because of a similar change is under review: https://lore.kernel.org/linux-arm-msm/YdRJcv2kpp1vgUTb@robh.at.kernel.org/T/#t Changes in v4: In [v4 02/11], separated spurious interrupt handling. In [v4 03/11], added Fixes tag for ("spmi: pmic-arb: do not ack and clear peripheral"). In [v4 11/11], updated the binding to address few warnings in "make dtbs_check" Changes in v3: Drop [v2 07/10] as this is no longer needed after this change: 50fc4c8cd240 ("spmi: spmi-pmic-arb: fix irq_set_type race condition") In [v3 07/10], updated the author email to match with Signed-off-by. In [v3 10/10], added the binding change in this series, and addressed issues in "make dt_binding_check" Changes in v2: In [v2 01/10], added code to handle spurious interrupt. In [v2 03/10], adressed minor comments to update the code logic. In [v2 04/10], minor update to detect spurious interrupt. In [v2 05/10], added Fixes tag. In [v2 07/10], added Fixes tag and updated commit text to explain the problem. In [v2 08/10], added binding change to make interrupt properties as optional. In [v2 09/10], updated to check presence of "interrupt-controller" property. Abhijeet Dharmapurikar (1): spmi: pmic-arb: add a print in cleanup_irq Ashay Jaiswal (1): spmi: pmic-arb: add support to dispatch interrupt based on IRQ status David Collins (6): spmi: pmic-arb: check apid against limits before calling irq handler spmi: pmic-arb: correct duplicate APID to PPID mapping logic spmi: pmic-arb: block access for invalid PMIC arbiter v5 SPMI writes dt-bindings: spmi: spmi-pmic-arb: make interrupt properties as optional spmi: pmic-arb: make interrupt support optional spmi: pmic-arb: increase SPMI transaction timeout delay Fenglin Wu (1): spmi: pmic-arb: handle spurious interrupt Subbaraman Narayanamurthy (1): spmi: pmic-arb: do not ack and clear peripheral interrupts in cleanup_irq .../bindings/spmi/qcom,spmi-pmic-arb.yaml | 3 - drivers/spmi/spmi-pmic-arb.c | 136 +++++++++++++++------ 2 files changed, 96 insertions(+), 43 deletions(-) -- 2.7.4