Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp736307iob; Thu, 28 Apr 2022 10:25:58 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxH1qhFD5UzivY6XGK8NXooWlP1RW0xoSy6ZkZx1R2DuUvJx+/4vqLJzqbb2tuN6NScqRZP X-Received: by 2002:ac2:5285:0:b0:471:afb7:e794 with SMTP id q5-20020ac25285000000b00471afb7e794mr24808221lfm.436.1651166758599; Thu, 28 Apr 2022 10:25:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651166758; cv=none; d=google.com; s=arc-20160816; b=iMt0nBIHZStbrl40JZTt1xAb2Aqx0N6DEGYjOMasHcMoa3Djq15Sao0xXeB4cKfcBt eVTKgAhp9mJkkXINA8IHCML3CYacEL2zh9YFnm9IT7GYgM5c3QMaYu6x+xQlLFvVXSlX 6dvSfGJerjZRswVyPCxiNRz40gMMv/AbLT4UnOpswXjAaivTSrN7f9VFV03s/kTdNmrZ aTAaFmLK/FehL6zrGuT13ZbiZqgkMoky2nA+5GGZ2G9jS5XvYQsZCx1PNndaaidswF1i YU4HiSI7htHOysvbt8uzF7Czb1TujLItY6BJHg1DnUf5zLCvb4pKu6w6V1gOzV82W6ay JfXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:references :in-reply-to:subject:cc:to:dkim-signature:dkim-signature:from; bh=dCGtFkm7vYpLzkgi/vPjKkxFD15BrWI9YEH1owpKlTI=; b=iJrL3KGM/y3rt+xUEoHbHhCrwbho4CjR6REH0fxEfheG6toB+psxOlG0FfiAJK5i/n ybgnxVyqdJh3ho2Y8Dz9ZrojNQJo7mBDfDOvZ90XNh/jpp4R4gyHrbsbPnMOzNj46Kpp YzoIp7PxV42zM6RAzU8u6CxtY6/KlL2ssrRAKvoea7A3MeMDNgo79nF4Vci+taUgRNyV SVsrB/J6b0gIxBQseoWWdIPxvXozYg8uK/6+3Evrn/J+3YVsQjSJ+kqeaoL6p0uWh6yd RU4UfCQ9lj0EGH0/wl7KJxJRZYZEajF5LS3krsNTaxfx6MCmZCaEV4BfBfv3AKzK5OEd V21w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=JHF1x9+a; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w16-20020a05651234d000b00449fff281d1si4505629lfr.339.2022.04.28.10.25.28; Thu, 28 Apr 2022 10:25:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=JHF1x9+a; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1347747AbiD1NyV (ORCPT + 99 others); Thu, 28 Apr 2022 09:54:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54104 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1347855AbiD1NyL (ORCPT ); Thu, 28 Apr 2022 09:54:11 -0400 Received: from galois.linutronix.de (Galois.linutronix.de [193.142.43.55]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E0AA8287; Thu, 28 Apr 2022 06:50:56 -0700 (PDT) From: Thomas Gleixner DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1651153854; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=dCGtFkm7vYpLzkgi/vPjKkxFD15BrWI9YEH1owpKlTI=; b=JHF1x9+aYskUyJAqqRbUsp6urutL55NEvbWQRqrmpeiyXlu/CKpOLnVWQXVl2Ebx4J0fPr d4NPU4WSfR4jTCyhPyZSiMdK2p+XqoRa4+QB9bMo61m31occ7org2KitZci+tJ0LJl7gN+ C+Ppe4rNZ8PAFrHyl4rgHBq7bE6uiuAyFTnGgg3i5d1C+7m6115QBaNFaYTE+HR9xmEQlA pkbl3TsYSbAEDfYmN3qs/JyKa83Fx0E4vwpyC9bdHK5E2kXETqolIHza2QN9AW2592QSez SYygIayV5OwqhmpsAkOY/7BfknosBfPotFGuXMDMXEnEUctTmuXX8ff/XnW4KA== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1651153854; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=dCGtFkm7vYpLzkgi/vPjKkxFD15BrWI9YEH1owpKlTI=; b=rvop2lxwc/NZ5bIp8mBZLz9aR19pADzzrZP2H+kpgUqoth9GhBjDWP45UaRsePTuHnWbUU np744uxYgsQMtYAQ== To: Salvatore Bonaccorso , Jeremi Piotrowski Cc: Dusty Mabe , Stefan Roese , linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Bjorn Helgaas , Michal Simek , Marek Vasut , x86@kernel.org, maz@kernel.org, Andrew Cooper , Juergen Gross Subject: [PATCH] x86/pci/xen: Disable PCI/MSI[-X] masking for XEN_HVM guests In-Reply-To: <87wnf9uxnw.ffs@tglx> References: <20211210161025.3287927-1-sr@denx.de> <163948488617.23020.3934435568065766936.tip-bot2@tip-bot2> <43418c23-5efd-4d14-706f-f536c504b75a@denx.de> <87v8uuwhs4.ffs@tglx> <87wnf9uxnw.ffs@tglx> Date: Thu, 28 Apr 2022 15:50:54 +0200 Message-ID: <87tuaduxj5.ffs@tglx> MIME-Version: 1.0 Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org When a XEN_HVM guest uses the XEN PIRQ/Eventchannel mechanism, then PCI/MSI[-X] masking is solely controlled by the hypervisor, but contrary to XEN_PV guests this does not disable PCI/MSI[-X] masking in the PCI/MSI layer. This can lead to a situation where the PCI/MSI layer masks an MSI[-X] interrupt and the hypervisor grants the write despite the fact that it already requested the interrupt. As a consequence interrupt delivery on the affected device is not happening ever. Set pci_msi_ignore_mask to prevent that like it's done for XEN_PV guests already. Reported-by: Jeremi Piotrowski Reported-by: Dusty Mabe Reported-by: Salvatore Bonaccorso Fixes: 809f9267bbab ("xen: map MSIs into pirqs") Signed-off-by: Thomas Gleixner Cc: stable@vger.kernel.org --- arch/x86/pci/xen.c | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) --- a/arch/x86/pci/xen.c +++ b/arch/x86/pci/xen.c @@ -467,7 +467,6 @@ static __init void xen_setup_pci_msi(voi else xen_msi_ops.setup_msi_irqs = xen_setup_msi_irqs; xen_msi_ops.teardown_msi_irqs = xen_pv_teardown_msi_irqs; - pci_msi_ignore_mask = 1; } else if (xen_hvm_domain()) { xen_msi_ops.setup_msi_irqs = xen_hvm_setup_msi_irqs; xen_msi_ops.teardown_msi_irqs = xen_teardown_msi_irqs; @@ -481,6 +480,11 @@ static __init void xen_setup_pci_msi(voi * in allocating the native domain and never use it. */ x86_init.irqs.create_pci_msi_domain = xen_create_pci_msi_domain; + /* + * With XEN PIRQ/Eventchannels in use PCI/MSI[-X] masking is solely + * controlled by the hypervisor. + */ + pci_msi_ignore_mask = 1; } #else /* CONFIG_PCI_MSI */