Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp167480iob; Mon, 2 May 2022 16:07:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJykA1AlGaYBSoQe7oF3awPTeRJ4O0CNANPFfJzfaK6JbefU0zA1KbzXHM1A5xvq1rxu/ndn X-Received: by 2002:a65:6a4e:0:b0:3aa:38d7:78e8 with SMTP id o14-20020a656a4e000000b003aa38d778e8mr11413757pgu.528.1651532847897; Mon, 02 May 2022 16:07:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651532847; cv=none; d=google.com; s=arc-20160816; b=taj+HwSAJcbilyZ7bvRbSaOfAhJ4NgulvTi3FS8Xy0qu+0unndMwv6ASx6ciXhNFU+ HQR/3Wr1ipn5k0CLPpotC0q1i3Ia2Ybiv99VwaHex72pmKmC8tZX/jXvdD/2w6qzCW6l AHPGJGThIgm5sQS2egZJBQXPYkSg01/5U9BJcUjRZZFvLT46ATd34IUorIagDS2Plj1J Y3ZZE3LNT3Sf3v5Cgv2EqDBCxf1cowW3qRAzAMcim/gU9OW0V1sUxC6hTy8eim0q7o0k ktFHDrxrnT2hzAWVrD7wXO6vXvyZJq3CXLyyFDtClt3HH32V2+T5GR0dENawuGJ2KJty GczA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=5Mblbq7wccnuVZiBvVeBh/v1i2IgwPCqlEmYp4u++2s=; b=M1rVHvb783jk1GIGbb7jhoZQcdcjBvq1khJn/BfJzFQDR6MC83DxSv1lc9zmMDTVmS +dQgfZouFP2DpyWh486dWeYwn843+F8f32eitbRppkrgH1wrYZQplmuN7bhte143uIub k8O/yrETdilNjRoMWpaDdq7QnhDW2w/l0mq8to0evRntDOQPTr6RTYbAG9nrw83Jmx/K JCO58GcLq10qDVXD2LVkPCvdtiHyyffLDqodWkAOGyx10uiS932l+RBzqh8ZbVvWYTMR FQujM+B8dWHqKdmUPz3qxGX9kOQn49c8sDieRiYhM1tM34j1XgfqNkJSXWP14Bkmkk5e 0AiQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=fs8mUcIB; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id l130-20020a633e88000000b003c20bb1ee3dsi4467527pga.203.2022.05.02.16.07.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 May 2022 16:07:27 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=fs8mUcIB; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id AA4952ED7C; Mon, 2 May 2022 16:07:15 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1379950AbiEBB4N (ORCPT + 99 others); Sun, 1 May 2022 21:56:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54974 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1379593AbiEBB4H (ORCPT ); Sun, 1 May 2022 21:56:07 -0400 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9B786237DA for ; Sun, 1 May 2022 18:52:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1651456344; x=1682992344; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=M/ivYWYb1uHUMYAnPkhVKPcpt1S+M8X85T3T6KK3ZXI=; b=fs8mUcIB7FU/sZgAKVNCCIsI8NZ7OZ4goVsfNJDRDB6dWcUD/ua+bRAO RoYCoIqQjpsFnDeD5cKrIwQVEBX2zNrxAR/1B5830lReGz8Vjxwq7ATf8 pFJw+E2LfVbQttchks35vc30BTTVUekrpytbMuKfTwaN87Aze0c6PTYlj uuYmJI35uzPa2coU4DjvQiMPY8sbKVCxUYvLKIu69w9DK7bkmn7HWi+Y/ 9mAWDz0+sw+b9tHMVIPhBAsKGbeOvoAWzKcABoh2xRSVDhnTn5ed2zq9h JMChI1ECbFh8GAEUcxGp21H5+XcoZopQ9Qxd7QINkVTe0kqJM3smJ0+es g==; X-IronPort-AV: E=McAfee;i="6400,9594,10334"; a="249062084" X-IronPort-AV: E=Sophos;i="5.91,190,1647327600"; d="scan'208";a="249062084" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 May 2022 18:52:24 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,190,1647327600"; d="scan'208";a="707406520" Received: from allen-box.sh.intel.com ([10.239.159.48]) by fmsmga001.fm.intel.com with ESMTP; 01 May 2022 18:52:20 -0700 From: Lu Baolu To: Joerg Roedel , Jason Gunthorpe , Christoph Hellwig , Kevin Tian , Ashok Raj , Will Deacon , Robin Murphy , Jean-Philippe Brucker , Dave Jiang , Vinod Koul Cc: Eric Auger , Liu Yi L , Jacob jun Pan , iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, Lu Baolu Subject: [PATCH v5 10/12] iommu: Prepare IOMMU domain for IOPF Date: Mon, 2 May 2022 09:48:40 +0800 Message-Id: <20220502014842.991097-11-baolu.lu@linux.intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220502014842.991097-1-baolu.lu@linux.intel.com> References: <20220502014842.991097-1-baolu.lu@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds some mechanisms around the iommu_domain so that the I/O page fault handling framework could route a page fault to the domain and call the fault handler from it. Add pointers to the page fault handler and its private data in struct iommu_domain. The fault handler will be called with the private data as a parameter once a page fault is routed to the domain. Any kernel component which owns an iommu domain could install handler and its private parameter so that the page fault could be further routed and handled. A new helper iommu_get_domain_for_dev_pasid() which retrieves attached domain for a {device, PASID} is added. It will be used by the page fault handling framework which knows {device, PASID} reported from the iommu driver. We have a guarantee that the SVA domain doesn't go away during IOPF handling, because unbind() waits for pending faults with iopf_queue_flush_dev() before freeing the domain. Hence, there's no need to synchronize life cycle of the iommu domains between the unbind() and the interrupt threads. This also prepares the SVA implementation to be the first consumer of the per-domain page fault handling model. Signed-off-by: Lu Baolu --- include/linux/iommu.h | 12 +++++++ drivers/iommu/iommu-sva-lib.c | 65 +++++++++++++++++++++++++++++++++++ drivers/iommu/iommu.c | 21 +++++++++++ 3 files changed, 98 insertions(+) diff --git a/include/linux/iommu.h b/include/linux/iommu.h index 19718939d9df..1164524814cb 100644 --- a/include/linux/iommu.h +++ b/include/linux/iommu.h @@ -102,6 +102,9 @@ struct iommu_domain { struct iommu_domain_geometry geometry; struct iommu_dma_cookie *iova_cookie; struct iommu_sva_ioas *sva_ioas; + enum iommu_page_response_code (*iopf_handler)(struct iommu_fault *fault, + void *data); + void *fault_data; }; static inline bool iommu_is_dma_domain(struct iommu_domain *domain) @@ -686,6 +689,9 @@ int iommu_attach_device_pasid(struct iommu_domain *domain, struct device *dev, ioasid_t pasid); void iommu_detach_device_pasid(struct iommu_domain *domain, struct device *dev, ioasid_t pasid); +struct iommu_domain * +iommu_get_domain_for_dev_pasid(struct device *dev, ioasid_t pasid); + #else /* CONFIG_IOMMU_API */ struct iommu_ops {}; @@ -1055,6 +1061,12 @@ static inline void iommu_detach_device_pasid(struct iommu_domain *domain, struct device *dev, ioasid_t pasid) { } + +static inline struct iommu_domain * +iommu_get_domain_for_dev_pasid(struct device *dev, ioasid_t pasid) +{ + return NULL; +} #endif /* CONFIG_IOMMU_API */ #ifdef CONFIG_IOMMU_SVA diff --git a/drivers/iommu/iommu-sva-lib.c b/drivers/iommu/iommu-sva-lib.c index 992388106da0..05a7d2f0e46f 100644 --- a/drivers/iommu/iommu-sva-lib.c +++ b/drivers/iommu/iommu-sva-lib.c @@ -135,6 +135,69 @@ static void iommu_sva_ioas_put(struct iommu_sva_ioas *ioas) } } +/* + * I/O page fault handler for SVA + * + * Copied from io-pgfault.c with mmget_not_zero() added before + * mmap_read_lock(). + */ +static enum iommu_page_response_code +iommu_sva_handle_iopf(struct iommu_fault *fault, void *data) +{ + vm_fault_t ret; + struct mm_struct *mm; + struct vm_area_struct *vma; + unsigned int access_flags = 0; + struct iommu_domain *domain = data; + unsigned int fault_flags = FAULT_FLAG_REMOTE; + struct iommu_fault_page_request *prm = &fault->prm; + enum iommu_page_response_code status = IOMMU_PAGE_RESP_INVALID; + + if (!(prm->flags & IOMMU_FAULT_PAGE_REQUEST_PASID_VALID)) + return status; + + mm = iommu_sva_domain_mm(domain); + if (IS_ERR_OR_NULL(mm) || !mmget_not_zero(mm)) + return status; + + mmap_read_lock(mm); + + vma = find_extend_vma(mm, prm->addr); + if (!vma) + /* Unmapped area */ + goto out_put_mm; + + if (prm->perm & IOMMU_FAULT_PERM_READ) + access_flags |= VM_READ; + + if (prm->perm & IOMMU_FAULT_PERM_WRITE) { + access_flags |= VM_WRITE; + fault_flags |= FAULT_FLAG_WRITE; + } + + if (prm->perm & IOMMU_FAULT_PERM_EXEC) { + access_flags |= VM_EXEC; + fault_flags |= FAULT_FLAG_INSTRUCTION; + } + + if (!(prm->perm & IOMMU_FAULT_PERM_PRIV)) + fault_flags |= FAULT_FLAG_USER; + + if (access_flags & ~vma->vm_flags) + /* Access fault */ + goto out_put_mm; + + ret = handle_mm_fault(vma, prm->addr, fault_flags, NULL); + status = ret & VM_FAULT_ERROR ? IOMMU_PAGE_RESP_INVALID : + IOMMU_PAGE_RESP_SUCCESS; + +out_put_mm: + mmap_read_unlock(mm); + mmput(mm); + + return status; +} + /* * IOMMU SVA driver-oriented interfaces */ @@ -154,6 +217,8 @@ iommu_sva_alloc_domain(struct device *dev, struct iommu_sva_ioas *ioas) /* The caller must hold a reference to ioas. */ domain->sva_ioas = ioas; domain->type = IOMMU_DOMAIN_SVA; + domain->iopf_handler = iommu_sva_handle_iopf; + domain->fault_data = domain; return domain; } diff --git a/drivers/iommu/iommu.c b/drivers/iommu/iommu.c index 7cae631c1baa..33449523afbe 100644 --- a/drivers/iommu/iommu.c +++ b/drivers/iommu/iommu.c @@ -3174,3 +3174,24 @@ void iommu_detach_device_pasid(struct iommu_domain *domain, iommu_group_put(group); } + +struct iommu_domain *iommu_get_domain_for_dev_pasid(struct device *dev, + ioasid_t pasid) +{ + struct iommu_domain *domain; + struct iommu_group *group; + + if (!pasid_valid(pasid)) + return NULL; + + group = iommu_group_get(dev); + if (!group) + return NULL; + + mutex_lock(&group->mutex); + domain = xa_load(&group->pasid_array, pasid); + mutex_unlock(&group->mutex); + iommu_group_put(group); + + return domain; +} -- 2.25.1