Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp223886iob; Mon, 2 May 2022 17:43:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwE0hAjnoqXHeqqqIBGrKldWqC+q74+Y9KRCF8phe/Zbrz0guqoMCDz1YeSNF6W5oojZHsD X-Received: by 2002:a17:902:d482:b0:15e:a06a:db0a with SMTP id c2-20020a170902d48200b0015ea06adb0amr8745306plg.38.1651538612907; Mon, 02 May 2022 17:43:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651538612; cv=none; d=google.com; s=arc-20160816; b=UBmtBc9qax/ufZ8cU+Ptt4FXHuS9crnacAtyfCrpgkG4t0RNlnIislSRVZCkKIjIYH liuNbmdX3H0rzaC0A8UC7NBjXoMuJOhHImOvvhi7dCnUpPhIr6SPNx6oSvsVlu4rEPBE XjG+SO6GZXpPTM8HXvsUgbBKWYCPf3/u//IOhiw7MwFMkfbQi/cMBlwyTnvWs0PhYnOl penMYT+RpU/E86gnoVuq15EexaiTU1uV4eYfYYSHwkONzZgYMKj2mNn/HItTs8Q3qQOM s8pIoLB6yicPfo18Fst2i9dLKX7XvpFllp2SJIwEsBmRyAPixrUAJmf2t2l6z1TLG0FX bwxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=7ub+1jFKXKC1WMcZ3JRJEud9/CWYRZVayyMkec2wbXo=; b=ZQh68ygodq9Brz7WWPrhLPFlK3mX6qu2yzG3ELQ0uFdUgs0CB04md74tM7uWLYPGy3 FyxswMZixodz810L6gJYBcfIbYXZf07oz8hOjxkod7sPyXomIC4AI3vWQmPJ7bfi/Wuo hwf8F7+2bCFXqaEFRTuVFtWwAAnb/ZAIi5dez5+dMR89AMSWCLU06EAciGj9KKImzetn Cc9GftUjPF5I8muKZ5mHEfok24sOOE9LqyweHh5SFb0QLoQdA+MhgBwHi162inv23LZE GxtfVfLChxQcOX8kWceOpWrvlTnrxhpVXzbMFE5j7q6TpaJvZolqy6NYIgNNMmfWMmlS 9xHg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IJtbuOBw; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id q16-20020a170902f79000b0015d1ae106ebsi15067949pln.367.2022.05.02.17.43.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 May 2022 17:43:32 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IJtbuOBw; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id B502E3AA76; Mon, 2 May 2022 17:33:26 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1354328AbiD2GB7 (ORCPT + 99 others); Fri, 29 Apr 2022 02:01:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41922 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238152AbiD2GB6 (ORCPT ); Fri, 29 Apr 2022 02:01:58 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2984D6FF74; Thu, 28 Apr 2022 22:58:40 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 23T5wZTg052873; Fri, 29 Apr 2022 00:58:35 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1651211915; bh=7ub+1jFKXKC1WMcZ3JRJEud9/CWYRZVayyMkec2wbXo=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=IJtbuOBwcsyZ326bj2xk/+6YZ9+tL33antxuEEC0gYWLkgxONT4dxCYpZSFwYZ5AM fXiOSzum1nemXAsfPHJF+MO9bChKjPVExRYqOypp5OGk7gX+F2cTsBU74GBc9SH5Pc aVN05ZWetVt8XiclPJggwz3CUkPixopvj8w5pgXo= Received: from DFLE106.ent.ti.com (dfle106.ent.ti.com [10.64.6.27]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 23T5wZA0108388 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 29 Apr 2022 00:58:35 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Fri, 29 Apr 2022 00:58:34 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Fri, 29 Apr 2022 00:58:35 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 23T5wXd6068304; Fri, 29 Apr 2022 00:58:34 -0500 Date: Fri, 29 Apr 2022 11:28:33 +0530 From: Pratyush Yadav To: Ian Abbott CC: , Mark Brown , Dinh Nguyen , Subject: Re: [PATCH] spi: cadence-quadspi: fix Direct Access Mode disable for SoCFPGA Message-ID: <20220429055833.ahgioqdjwgshpylk@ti.com> References: <20220427153446.10113-1-abbotti@mev.co.uk> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20220427153446.10113-1-abbotti@mev.co.uk> X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 27/04/22 04:34PM, Ian Abbott wrote: > The Cadence QSPI compatible string required for the SoCFPGA platform > changed from the default "cdns,qspi-nor" to "intel,socfpga-qspi" with > the introduction of an additional quirk in > commit 98d948eb8331 ("spi: cadence-quadspi: fix write completion support"). > However, that change did not preserve the previously used > quirk for this platform. Reinstate the `CQSPI_DISABLE_DAC_MODE` quirk > for the SoCFPGA platform. > > Fixes: 98d948eb8331 ("spi: cadence-quadspi: fix write completion support") > Cc: Dinh Nguyen > Signed-off-by: Ian Abbott Reviewed-by: Pratyush Yadav > --- > drivers/spi/spi-cadence-quadspi.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/spi/spi-cadence-quadspi.c b/drivers/spi/spi-cadence-quadspi.c > index 41922a5ea1f4..30307392c75a 100644 > --- a/drivers/spi/spi-cadence-quadspi.c > +++ b/drivers/spi/spi-cadence-quadspi.c > @@ -1781,7 +1781,7 @@ static const struct cqspi_driver_platdata intel_lgm_qspi = { > }; > > static const struct cqspi_driver_platdata socfpga_qspi = { > - .quirks = CQSPI_NO_SUPPORT_WR_COMPLETION, > + .quirks = CQSPI_DISABLE_DAC_MODE | CQSPI_NO_SUPPORT_WR_COMPLETION, > }; > > static const struct cqspi_driver_platdata versal_ospi = { > -- > 2.35.1 > -- Regards, Pratyush Yadav Texas Instruments Inc.