Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp231969iob; Mon, 2 May 2022 17:59:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxaS6GbupCKejl9mppcCeCKBsUoDQhWEkb8AfGPBv5n/l/vpa/BwO07qm9dV2ZC40skOxlV X-Received: by 2002:a17:902:a502:b0:151:8289:b19 with SMTP id s2-20020a170902a50200b0015182890b19mr14371723plq.149.1651539541824; Mon, 02 May 2022 17:59:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651539541; cv=none; d=google.com; s=arc-20160816; b=liy1/2Di/qh7Ff7B70nUfbPsFV0jF0u4bD+nCQtejey/YN4mlYgGPjV77XUXzeOJMz b9MLHwxZeyxHNTaLsNft+qminpkPyBRzY1TBe64vD5Ks7Lbd04n84AMXAJyJJrwNJlvy UddBvP91ob6ZU8pUXNrpUN6NtvAhvzF7yuvAshl6o+8mLVhBj5XAEUWJxBFeJda01q2C L/q5JpRkOUJvoLhssol/pC15u0Y+be6p34flUh4JbZv8z1/M79VOivHZyRDFijJYKKYo LozZvozwejnlaUd2dLGG4WXLDaolQHtAdu7Rgn1jfw3cyReAsFajcxEmkrpURlhhzTAk kTGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=b+eMLjPmv21j+ZuXo0i7+LUfQbAtuG1QpwI0dmuzd58=; b=UAtpt4F7PAsz/hN8ntcyJ37/rkGz7YVr9vOrZIV4d/DEYRihVmS7YFgGm6SRK3FqpN LiZLKzfrmFWa3XasU1MczLJoIy9aB0lxW7fztpTS+uX2cDM83gI4RDWEo4gDP8SjF81H EIJn2CN5cQmduWKuIZgBbUAjf7grJlrZqX2LK0betvAAMoXokTNzPtX62jVlBV0Xcny/ oLkU4N7LNvUVZ0uOIW0wjfUcMIJ1hHUuXzK+3+RPdUZZV2WfNsOwV+fk0pyP1E46Ul1s vtABQ2BXuDH/zAM4MeBpijhqPmXX0erkUEqiGGxoy8Xn0mfQ7mdW8dlzSvPbx9TN/9Y7 zWcA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=MriCpZww; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id x190-20020a6386c7000000b003a2c77e0d4asi14150416pgd.23.2022.05.02.17.59.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 May 2022 17:59:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=MriCpZww; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 883E34AE07; Mon, 2 May 2022 17:44:28 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1354478AbiEASZj (ORCPT + 99 others); Sun, 1 May 2022 14:25:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52510 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236182AbiEASZc (ORCPT ); Sun, 1 May 2022 14:25:32 -0400 Received: from mail-ed1-x52b.google.com (mail-ed1-x52b.google.com [IPv6:2a00:1450:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ADFFD522DB; Sun, 1 May 2022 11:22:06 -0700 (PDT) Received: by mail-ed1-x52b.google.com with SMTP id a21so14451815edb.1; Sun, 01 May 2022 11:22:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=b+eMLjPmv21j+ZuXo0i7+LUfQbAtuG1QpwI0dmuzd58=; b=MriCpZwwBPloWfvgNRH293tx14y3Ot33NEjfZ9VLqkoZ3iUDLIX7Z44roAX4Ede2Mh 3Id9R0nKyyg4LohOURHhCLDqW13Xkgn0l1HeV3qKd9s4vQ86Z9DGj5pA+ICKOetajJrj 05UGeVX2q9rreGwebO/BTE2qa3USnE+K8RFDmqx12SxvenkV2q37WmJJuwBUU4YOB+jJ p6F2+OG0YxM/8bwqPnqS0WbQsnQwewUqniQZxjSoxKMIKuFcZEnM+MTo3YV8CGaqA17M U0cPbCFXn57DjMZhTdDbT+cUExEXW9paxiz7yz9/ddvsBX/9jOdbcwnXVG8v5prEdDba FKtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=b+eMLjPmv21j+ZuXo0i7+LUfQbAtuG1QpwI0dmuzd58=; b=ixBEe2vHlXM8XUTafe+IdQThGJgz/Y8f8ul9963+OO+t2BJvgAH0Cxs0TQVMXTRjxk AP3l6QUEDjIGaKs7fS/3u/SrFAelyLrLup8xrPQfu7cRl+n4I67dpa8JrGq3+jATJRUH Q3oZdQ6FqEfvVGM4fQydQQcbqLprCXJXGz7Aw1MIx+MmBr0YcxH5NHFCh0Wuy1qf3Uk7 RKSTz9Gsfad64THJtNGOrQ8QkscwKmCre6/CoEB/sQ0Ju99lTydsSmCv1l0dHXMI6MR2 BcBEP2+rQIMuCYD+c6uwLhrted8xliG3FvJeGusaMV/Naj2whlTYx6a43SCrQki6QEAU KvGQ== X-Gm-Message-State: AOAM530986NY88P2NAAmzdMWmKypkVh8tRL5wWVhl+P27o/zsGUUYwXg j6s+wDxhQBw6L5XU7Sij9sY= X-Received: by 2002:aa7:c5c9:0:b0:425:ca31:4e35 with SMTP id h9-20020aa7c5c9000000b00425ca314e35mr10210478eds.315.1651429325180; Sun, 01 May 2022 11:22:05 -0700 (PDT) Received: from fedora.robimarko.hr (cpezg-94-253-144-225-cbl.xnet.hr. [94.253.144.225]) by smtp.googlemail.com with ESMTPSA id gv49-20020a1709072bf100b006f3ef214e35sm2769811ejc.155.2022.05.01.11.22.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 May 2022 11:22:04 -0700 (PDT) From: Robert Marko To: agross@kernel.org, bjorn.andersson@linaro.org, amitk@kernel.org, rafael@kernel.org, daniel.lezcano@linaro.org, rui.zhang@intel.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Robert Marko Subject: [PATCH v2 2/5] drivers: thermal: tsens: Add support for combined interrupt Date: Sun, 1 May 2022 20:21:57 +0200 Message-Id: <20220501182200.47328-2-robimarko@gmail.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220501182200.47328-1-robimarko@gmail.com> References: <20220501182200.47328-1-robimarko@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Despite using tsens v2.3 IP, IPQ8074 and IPQ6018 only have one IRQ for signaling both up/low and critical trips. Signed-off-by: Robert Marko --- drivers/thermal/qcom/tsens-8960.c | 1 + drivers/thermal/qcom/tsens-v0_1.c | 1 + drivers/thermal/qcom/tsens-v1.c | 1 + drivers/thermal/qcom/tsens-v2.c | 1 + drivers/thermal/qcom/tsens.c | 37 ++++++++++++++++++++++++++----- drivers/thermal/qcom/tsens.h | 2 ++ 6 files changed, 37 insertions(+), 6 deletions(-) diff --git a/drivers/thermal/qcom/tsens-8960.c b/drivers/thermal/qcom/tsens-8960.c index 67c1748cdf73..ee584e5b07e5 100644 --- a/drivers/thermal/qcom/tsens-8960.c +++ b/drivers/thermal/qcom/tsens-8960.c @@ -269,6 +269,7 @@ static const struct tsens_ops ops_8960 = { static struct tsens_features tsens_8960_feat = { .ver_major = VER_0, .crit_int = 0, + .combo_int = 0, .adc = 1, .srot_split = 0, .max_sensors = 11, diff --git a/drivers/thermal/qcom/tsens-v0_1.c b/drivers/thermal/qcom/tsens-v0_1.c index f136cb350238..6effb822bf3c 100644 --- a/drivers/thermal/qcom/tsens-v0_1.c +++ b/drivers/thermal/qcom/tsens-v0_1.c @@ -539,6 +539,7 @@ static int calibrate_9607(struct tsens_priv *priv) static struct tsens_features tsens_v0_1_feat = { .ver_major = VER_0_1, .crit_int = 0, + .combo_int = 0, .adc = 1, .srot_split = 1, .max_sensors = 11, diff --git a/drivers/thermal/qcom/tsens-v1.c b/drivers/thermal/qcom/tsens-v1.c index 573e261ccca7..a4f561a6e582 100644 --- a/drivers/thermal/qcom/tsens-v1.c +++ b/drivers/thermal/qcom/tsens-v1.c @@ -302,6 +302,7 @@ static int calibrate_8976(struct tsens_priv *priv) static struct tsens_features tsens_v1_feat = { .ver_major = VER_1_X, .crit_int = 0, + .combo_int = 0, .adc = 1, .srot_split = 1, .max_sensors = 11, diff --git a/drivers/thermal/qcom/tsens-v2.c b/drivers/thermal/qcom/tsens-v2.c index b293ed32174b..129cdb247381 100644 --- a/drivers/thermal/qcom/tsens-v2.c +++ b/drivers/thermal/qcom/tsens-v2.c @@ -31,6 +31,7 @@ static struct tsens_features tsens_v2_feat = { .ver_major = VER_2_X, .crit_int = 1, + .combo_int = 0, .adc = 0, .srot_split = 1, .max_sensors = 16, diff --git a/drivers/thermal/qcom/tsens.c b/drivers/thermal/qcom/tsens.c index 154d3cb19c88..69b6f7b97e9e 100644 --- a/drivers/thermal/qcom/tsens.c +++ b/drivers/thermal/qcom/tsens.c @@ -532,6 +532,26 @@ static irqreturn_t tsens_irq_thread(int irq, void *data) return IRQ_HANDLED; } +/** + * tsens_combined_irq_thread - Threaded interrupt handler for combined interrupts + * @irq: irq number + * @data: tsens controller private data + * + * Handle the combined interrupt as if it were 2 separate interrupts, so call the + * critical handler first and then the up/low one. + * + * Return: IRQ_HANDLED + */ +static irqreturn_t tsens_combined_irq_thread(int irq, void *data) +{ + irqreturn_t ret; + + ret = tsens_critical_irq_thread(irq, data); + ret = tsens_irq_thread(irq, data); + + return ret; +} + static int tsens_set_trips(void *_sensor, int low, int high) { struct tsens_sensor *s = _sensor; @@ -1080,13 +1100,18 @@ static int tsens_register(struct tsens_priv *priv) tsens_mC_to_hw(priv->sensor, 0)); } - ret = tsens_register_irq(priv, "uplow", tsens_irq_thread); - if (ret < 0) - return ret; + if (priv->feat->combo_int) { + ret = tsens_register_irq(priv, "combined", + tsens_combined_irq_thread); + } else { + ret = tsens_register_irq(priv, "uplow", tsens_irq_thread); + if (ret < 0) + return ret; - if (priv->feat->crit_int) - ret = tsens_register_irq(priv, "critical", - tsens_critical_irq_thread); + if (priv->feat->crit_int) + ret = tsens_register_irq(priv, "critical", + tsens_critical_irq_thread); + } return ret; } diff --git a/drivers/thermal/qcom/tsens.h b/drivers/thermal/qcom/tsens.h index 1471a2c00f15..4614177944d6 100644 --- a/drivers/thermal/qcom/tsens.h +++ b/drivers/thermal/qcom/tsens.h @@ -495,6 +495,7 @@ enum regfield_ids { * struct tsens_features - Features supported by the IP * @ver_major: Major number of IP version * @crit_int: does the IP support critical interrupts? + * @combo_int: does the IP use one IRQ for up, low and critical thresholds? * @adc: do the sensors only output adc code (instead of temperature)? * @srot_split: does the IP neatly splits the register space into SROT and TM, * with SROT only being available to secure boot firmware? @@ -504,6 +505,7 @@ enum regfield_ids { struct tsens_features { unsigned int ver_major; unsigned int crit_int:1; + unsigned int combo_int:1; unsigned int adc:1; unsigned int srot_split:1; unsigned int has_watchdog:1; -- 2.35.1