Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp244535iob; Mon, 2 May 2022 18:20:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwMOaEeJ/bAVziyjvIuLEpCLR+AyOID8OwHwW+7XEWy6wrxAdStIFKJMtI643tTB1Kd1dVj X-Received: by 2002:a17:902:70c8:b0:156:509b:68e3 with SMTP id l8-20020a17090270c800b00156509b68e3mr14577560plt.113.1651540840589; Mon, 02 May 2022 18:20:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651540840; cv=none; d=google.com; s=arc-20160816; b=ccqAk7c/0Bk/fCm7KW/dVfdA497CowLZ/vuVz5LFzT00XNZlMV1s6V3s2aymqBehCe bIzumPp7vvxN5OuP+TdQP4nEycQwPSKLfw08ha5gfuepc7I2tMTL7w6tO27A4TrFG0a6 TWG1liVyrk0kNMQbCeN7v1OdAk48iQP6f82GGG6dLzJOmYxk2ZXgYuMB5xkp09QULv5E ji8Mgj8hfg1VRSHozPkhj445MZuHr4t42WGxXhZPRp7NpQdXB7oRDxn5t1eHpzpyGW2F iZZAnBxFdgojSH6vmtdDFwC9/nuT8fie9TlQTnqaHuAXmqsIfKeDxgf9Q/sEyjkYtzYA CseQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to :organization:from:references:cc:to:content-language:subject :user-agent:mime-version:date:message-id:dkim-signature; bh=TxRhC+xkcMIDEeWKsFRO7rKwaJaujGtLJjq0HY5brGs=; b=bW5Bcry6L49GnyVnrnKS6SuIdOtz5a1ZYvyu/RZVIEsW81fkBe1Q+u2fj4MC3Rwxow bAQj8EGYZ5Wpdpae76ND+b+6iidCHGsoKcF0Ui5VmCkCwJKDDq3dwTPnjwARkDsq/rXJ jrtGt5Tz8+ZqzWJfzvZWAXKsQfNXzY3UlfBgoLrTOR1izqbeA/t92WrWnuUE4fD1oZSM 5fAr5BFF5MOkrOPsHe064netF3PCahCEz4LeNf5+h500qWOewiwMqlG8g/I3gnv2i4Ax 7Sgop6Wo5MYUY7b4lF6sI8v2xcAUKQ7bPmn6PNqY07UqHaBXBcFxMJKz0XqvBe+qJXuB telA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=GWPgJ7Xf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id pi10-20020a17090b1e4a00b001dc5c02d720si868045pjb.126.2022.05.02.18.20.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 May 2022 18:20:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=GWPgJ7Xf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C2B176540F; Mon, 2 May 2022 18:00:02 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1357819AbiEBNrg (ORCPT + 99 others); Mon, 2 May 2022 09:47:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53120 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1385431AbiEBNra (ORCPT ); Mon, 2 May 2022 09:47:30 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0410E1276F; Mon, 2 May 2022 06:43:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1651499038; x=1683035038; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=TxRhC+xkcMIDEeWKsFRO7rKwaJaujGtLJjq0HY5brGs=; b=GWPgJ7Xf21MWoijEsUgftnmCfRLduJvmg31q1iQeuuDrTfrLUXBqQMyp V022WtMEgR38v2PN7yOIcbvVJW8i4pL5vU27ywQo31OjN8kOc4peUqzss jaQWC9j26b87H0P4X1aqxQ+EqYvNQu61jir+nMJIDertambEgVP2r5gey U=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-01.qualcomm.com with ESMTP; 02 May 2022 06:43:57 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg05-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 May 2022 06:43:56 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Mon, 2 May 2022 06:43:56 -0700 Received: from [10.216.10.218] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Mon, 2 May 2022 06:43:52 -0700 Message-ID: <0243675f-2083-f5cc-5570-d880889daa8b@quicinc.com> Date: Mon, 2 May 2022 19:13:49 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.6.1 Subject: Re: [PATCH v12 4/4] arm64: dts: qcom: sc7280-herobrine: Add lpi pinmux properties for CRD 3.0/3.1 Content-Language: en-US To: Doug Anderson , Matthias Kaehlcke , Bjorn Andersson CC: Andy Gross , Rob Herring , linux-arm-msm , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , LKML , , "Srinivas Kandagatla" , Stephen Boyd , Judy Hsiao , "Venkata Prasad Potturu" References: <1651079383-7665-1-git-send-email-quic_srivasam@quicinc.com> <1651079383-7665-5-git-send-email-quic_srivasam@quicinc.com> From: Srinivasa Rao Mandadapu Organization: Qualcomm In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-3.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,NICE_REPLY_A,RDNS_NONE,SPF_HELO_NONE, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 4/29/2022 9:40 PM, Doug Anderson wrote: Thanks for your time Doug Anderson!!! > Hi, > > On Thu, Apr 28, 2022 at 5:02 PM Matthias Kaehlcke wrote: >> On Wed, Apr 27, 2022 at 10:39:43PM +0530, Srinivasa Rao Mandadapu wrote: >>> Add LPASS LPI pinctrl properties, which are required for Audio >>> functionality on herobrine based platforms of rev5+ >>> (aka CRD 3.0/3.1) boards. >>> >>> Signed-off-by: Srinivasa Rao Mandadapu >>> Co-developed-by: Venkata Prasad Potturu >>> Signed-off-by: Venkata Prasad Potturu >> I'm not super firm in pinctrl territory, a few maybe silly questions >> below. >> >>> arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts | 84 +++++++++++++++++++++++ >>> 1 file changed, 84 insertions(+) >>> >>> diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts b/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts >>> index deaea3a..dfc42df 100644 >>> --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts >>> +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts >>> @@ -111,6 +111,90 @@ ap_ts_pen_1v8: &i2c13 { >>> * - If a pin is not hooked up on Qcard, it gets no name. >>> */ >>> >>> +&lpass_dmic01 { >>> + clk { >>> + drive-strength = <8>; >>> + }; > Ugh, I've been distracted and I hadn't realized we were back to the > two-level syntax. Definitely not my favorite for all the reasons I > talked about [1]. I guess you took Bjorn's silence to my response to > mean that you should switch back to this way? :( > > Bjorn: can you clarify? > > [1] https://lore.kernel.org/r/CAD=FV=VicFiX6QkBksZs1KLwJ5x4eCte6j5RWOBPN+WwiXm2Cw@mail.gmail.com/ Actually Your comment addressed for MI2S pin control nodes, but missed here. Will address same here. >>> +}; >>> + >>> +&lpass_dmic01_sleep { >>> + clk { >>> + drive-strength = <2>; >> Does the drive strength really matter in the sleep state, is the SoC actively >> driving the pin? > My understanding is that if a pin is left as an output in sleep state > that there is a slight benefit to switching it to drive-strength 2. Okay. Will keep this setting as it is. Please correct me if my understanding is wrong. > > >>> + bias-disable; >> What should this be in active/default state? If I understand correctly >> after a transition from 'sleep' to 'default' this setting will remain, >> since the default config doesn't specify a setting for bias. > Your understanding matches mine but I haven't tested it and I remember > sometimes being surprised in this corner of pinmux before. I think > it's better to put the bias in the default state if it should be that > way all the time, or have a bias in both the default and sleep state > if they need to be different. Okay. Will update accordingly.