Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp246329iob; Mon, 2 May 2022 18:24:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyc8ZXDVa1QUWoIphMv8Vm6r7UG3kt+o0oNr1YP/qObvjql29gl9RsH2I2irGfSbRQBkfdF X-Received: by 2002:a17:903:22c1:b0:15e:9ab4:e597 with SMTP id y1-20020a17090322c100b0015e9ab4e597mr10185604plg.145.1651541080315; Mon, 02 May 2022 18:24:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651541080; cv=none; d=google.com; s=arc-20160816; b=aUf9+NR902qwrzwRjGZp3rGqcEW9eq6qzVbqJYyduksRWkiaBT2kta34RrCtxJF49B FA1mR1WTT85/w8AOgbFrlHp1bsDJoURc1SD0DDGjPPOm/AIcb2YVQcKzR1aKGaj4uXjc fh8VMvy+mVySUqbtHQcoTwUPqNaY68Q/IlgZKJf6rPTLJdvTRm7GIXsP9Tl0huDeNwv3 g4eA2EJRVuN+wx0DfnvASpC4jKBS/9JXyDrdLxw7qyfGsUzBY6KLK5p8+rA4bTfGoabP wjZTr72Y6JQl2VwGqx74e0bhuxTZte67LWKnUQxf3m31PUM5WiqM1y8AM3yWeUB1poNI OaBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=1vzO+oKgDSaVbLDInS6cU89cYjO6q21VAAN84a2Gs6g=; b=c8qEGAseQlPDbvVHMaQoTNnnWTf6zwr/nEBVdH35w7IKNSRlCMd4Ximgt+9QaCV9kY dJ/PDA4Pr1C7ZsojDFmo4XFbQ7r9eX/xoE3rYVFqIQwRmLVf2zO6G4kzsjVqJEMgee0a 0RY9kKCSechj23Xxs+tREZKx/Wr9dds8eDTUBMkGcDjZgca1YzyVGtooYb/WjL1FsRVz 7H1QjUVEJFQ6jJ2fbHmND1UmfAjcbWSkOPo/xobNZ+jlq517MbZJLry7qFCBN3vrJi6C NCfmK9QCcQW26esSQSnC+sXY5GPVIXwHKkEpXwvYbNYnL2xz6KBbyF+F6gEyJarTTjBw 9kXQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=Y6pQuvWF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id pc10-20020a17090b3b8a00b001dc54010c10si956134pjb.49.2022.05.02.18.24.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 May 2022 18:24:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=Y6pQuvWF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 698B24C432; Mon, 2 May 2022 18:03:44 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1379694AbiEBWpz (ORCPT + 99 others); Mon, 2 May 2022 18:45:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39496 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1351114AbiEBWpK (ORCPT ); Mon, 2 May 2022 18:45:10 -0400 Received: from ssl.serverraum.org (ssl.serverraum.org [176.9.125.105]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D8BD4E094; Mon, 2 May 2022 15:41:39 -0700 (PDT) Received: from mwalle01.kontron.local. (unknown [213.135.10.150]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-384) server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id 2739D22259; Tue, 3 May 2022 00:41:38 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1651531298; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=1vzO+oKgDSaVbLDInS6cU89cYjO6q21VAAN84a2Gs6g=; b=Y6pQuvWFMv6MdMUlm5rWGSFtakp4S7olxxV3Obe8YwNEaYkeChYQ9MffIaTL1SVqwa9hEF Q+VFC8nEontE9UgcRdMZ6AzufLLmMAVp39/HcBEFtau7+tah9hJy+a20Wmz3QtNEMFtbge Vglf+qEaL2cEidblISE8kbb8iQQDUW4= From: Michael Walle To: Kavyasree Kotagiri , Nicolas Ferre Cc: Arnd Bergmann , Olof Johansson , soc@kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Alexandre Belloni , Claudiu Beznea , Tudor.Ambarus@microchip.com, Horatiu Vultur , Michael Walle Subject: [PATCH v4 10/13] ARM: dts: lan966x: add reset switch reset node Date: Tue, 3 May 2022 00:41:24 +0200 Message-Id: <20220502224127.2604333-11-michael@walle.cc> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220502224127.2604333-1-michael@walle.cc> References: <20220502224127.2604333-1-michael@walle.cc> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the switch reset node which will later be used by the switch driver. The switch reset also resets the GPIO controller and the SGPIO controller, thus it also has to be connectected to these nodes. This way the reset will only issued once for the first device requesting the reset. Signed-off-by: Michael Walle --- arch/arm/boot/dts/lan966x.dtsi | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi index 0442735910da..7020b31322d8 100644 --- a/arch/arm/boot/dts/lan966x.dtsi +++ b/arch/arm/boot/dts/lan966x.dtsi @@ -391,6 +391,11 @@ watchdog: watchdog@e0090000 { status = "disabled"; }; + cpu_ctrl: syscon@e00c0000 { + compatible = "microchip,lan966x-cpu-syscon", "syscon"; + reg = <0xe00c0000 0x350>; + }; + can0: can@e081c000 { compatible = "bosch,m_can"; reg = <0xe081c000 0xfc>, <0x00100000 0x4000>; @@ -406,10 +411,20 @@ can0: can@e081c000 { status = "disabled"; }; + reset: reset-controller@e200400c { + compatible = "microchip,lan966x-switch-reset"; + reg = <0xe200400c 0x4>; + reg-names = "gcb"; + #reset-cells = <1>; + cpu-syscon = <&cpu_ctrl>; + }; + gpio: pinctrl@e2004064 { compatible = "microchip,lan966x-pinctrl"; reg = <0xe2004064 0xb4>, <0xe2010024 0x138>; + resets = <&reset 0>; + reset-names = "switch"; gpio-controller; #gpio-cells = <2>; gpio-ranges = <&gpio 0 0 78>; @@ -453,6 +468,8 @@ sgpio: gpio@e2004190 { compatible = "microchip,sparx5-sgpio"; reg = <0xe2004190 0x118>; clocks = <&sys_clk>; + resets = <&reset 0>; + reset-names = "switch"; #address-cells = <1>; #size-cells = <0>; status = "disabled"; -- 2.30.2