Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp273210iob; Mon, 2 May 2022 19:24:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy2tMGC7TniTHNCoPk2X959b02qrUeXI7oSLRDuEZ1CoIxrkS/1FVBF8nQu6qcHIWN9rYbX X-Received: by 2002:a17:90b:4f81:b0:1dc:69a0:432b with SMTP id qe1-20020a17090b4f8100b001dc69a0432bmr2287525pjb.203.1651544668914; Mon, 02 May 2022 19:24:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651544668; cv=none; d=google.com; s=arc-20160816; b=ASxaBrCNVHIuhbNIcCoN/3AcZSmIULwkTNt0Il7ce5z+UNkooIc0uyItQwsq+V6oLF hSo87Ejt/QR4u0d2TMHsJfYb47cb9qqdElUH5tB16v4I8xXV7I9DSBnRNWIeI8T2SPVY VZ1Ns8tmKBOO00beNj7FnM9MD9CnSmklFcAweIhCplErFEjHfXaZo/iTMglhXXAy0Pvj dFGImdBAAv23JVJAJ+AMK00n9J6GulNOyC6yJUg9D3iBuaESeal8/UT6L2WHu3oSe3N2 5pz929PEEUdTQTMShGYQ72CLQhyi1VniYCLU/m1LvuktBzoyJFl0RSGHM6y78imqP5YX o+zg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature:dkim-signature; bh=tycuARXVqUe2TLl3K12T3UUhqG6qp0PN6otB8sEoyhA=; b=Qaa/mbh4H4G4xIVe6jOQ0WaBOM//8fdYXE/pQs0nODL2yNgVYyuddSU8dgJUDDv3+J FY/Ff9M4oWOWcl7zDMImEr/lCHZ4bHP4TVGwTGYuBAPCzVwPCHVtZFXVw5HP6CCmfLor UEUuPoAD3BxyzNU+dblCMFUz1is67fVvuWdga7nSEpq9KuRRRs3bIDcspbpUmJABc+17 5BrIZj19qybVk9pBgZYIxmkaZnhtjhM246FatQ7iA4eHKOYqmcVQqt3YWMrU2bjbMU0G aKan6j+rqGksDcxHS93d+h7cJ/wjn2Lx9hxmYf4uDjUGrfANO6SU1MXgpbNsrVuuIlaZ RFqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sholland.org header.s=fm2 header.b=D49zDk7d; dkim=pass header.i=@messagingengine.com header.s=fm1 header.b=NXSC46eE; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id b3-20020a170903228300b0015d17ba5b87si2372602plh.20.2022.05.02.19.24.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 May 2022 19:24:28 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@sholland.org header.s=fm2 header.b=D49zDk7d; dkim=pass header.i=@messagingengine.com header.s=fm1 header.b=NXSC46eE; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C72991C12E; Mon, 2 May 2022 19:24:26 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230102AbiECC1x (ORCPT + 99 others); Mon, 2 May 2022 22:27:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32776 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229882AbiECC1v (ORCPT ); Mon, 2 May 2022 22:27:51 -0400 Received: from wout2-smtp.messagingengine.com (wout2-smtp.messagingengine.com [64.147.123.25]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A9D3919C1F; Mon, 2 May 2022 19:24:20 -0700 (PDT) Received: from compute2.internal (compute2.nyi.internal [10.202.2.46]) by mailout.west.internal (Postfix) with ESMTP id 34D2832009C5; Mon, 2 May 2022 22:24:19 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute2.internal (MEProxy); Mon, 02 May 2022 22:24:20 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sholland.org; h= cc:cc:content-transfer-encoding:content-type:date:date:from:from :in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:sender:subject:subject:to:to; s=fm2; t=1651544658; x= 1651631058; bh=tycuARXVqUe2TLl3K12T3UUhqG6qp0PN6otB8sEoyhA=; b=D 49zDk7dIyBK+x4sws1KEYwiKpw/4HXuug9Xbah4BT0ByUAfUgMMVXBt7QD1h/nVa CFVBHruG7YaQ2ksZ9EjEvN+OOBfRU8Muv341f8vLrlelPok4AjVQ/u1+TeL/uPR6 c80ZnhkZDYDwFpYw6ubzrQzWLkVGS4aR24tMK8SHRyfU2aUglvw3ZGZukXY0gTNI kcPlAa8EGjuSqtCq6UWhJlrDmGRYHtyMnmgwfuryy9sxskthx7q6/0cJIA4VrRHj y8sYSZDnm8dfSfxRTLYCf8f0jntRIT2EDP2VgNgq5sHE0GfiU1iZbHK3d4g21S16 Tjd1T8/IYhJSkVjXf5puw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:sender:subject :subject:to:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender :x-sasl-enc; s=fm1; t=1651544658; x=1651631058; bh=tycuARXVqUe2T Ll3K12T3UUhqG6qp0PN6otB8sEoyhA=; b=NXSC46eEWmuy1pd3froyQpdN6Q6rp Q5w1qPsj/JKWqzAx3RhKbYl6M+zny22QyWIEk6E7OHU1/QWv1bOm1gaDOka2u75/ TdHKLk/eNOejdsBPap4Vm8ywNN1a/gq/MTZH86+HdEMXKQd7W6IpzYpBst9CNJpb /fdynwgdkyS/d4Zs/lJ19E5fzoKX5/Ymn1AUeD2oTP5kcF+jkN6S+mG/K/FIMfVv 5leN9D9xvL/IcBv+Q8IWcNQ+YuqcPDvaaT3L8wJWUvZf/SRZACgZhTE4//2CoTxm clnKzsqpBFgH4xbGX8aq+3KjbP6lnCefdzsXvGyKtuoEkFPMDAlRAMv5A== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvfedrvdeigdehlecutefuodetggdotefrodftvf curfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfghnecu uegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenuc fjughrpefuvfevfhfhkffffgggjggtgfesthejredttdefjeenucfhrhhomhepufgrmhhu vghlucfjohhllhgrnhguuceoshgrmhhuvghlsehshhholhhlrghnugdrohhrgheqnecugg ftrfgrthhtvghrnhepffdtveekvdegkeeuueetgfetffeileevudekuefhheelvdfhiedt heduhfduhefhnecuvehluhhsthgvrhfuihiivgeptdenucfrrghrrghmpehmrghilhhfrh homhepshgrmhhuvghlsehshhholhhlrghnugdrohhrgh X-ME-Proxy: Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 2 May 2022 22:24:16 -0400 (EDT) Subject: Re: [PATCH] arm64: dts: allwinner: h6: Enable CPU opp tables for OrangePi One Plus To: Chukun Pan , Maxime Ripard Cc: Chen-Yu Tsai , Jernej Skrabec , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org References: <20220502150101.45200-1-amadeus@jmu.edu.cn> From: Samuel Holland Message-ID: <16b5d02f-5fa0-3094-1fc2-5b8322f047b0@sholland.org> Date: Mon, 2 May 2022 21:24:07 -0500 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.6.0 MIME-Version: 1.0 In-Reply-To: <20220502150101.45200-1-amadeus@jmu.edu.cn> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-3.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,NICE_REPLY_A,RDNS_NONE,SPF_HELO_NONE, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 5/2/22 10:01 AM, Chukun Pan wrote: > Enable CPU opp tables for OrangePi One Plus. > > This needs to change the CPU regulator max voltage to fit > the OPP table. > > Also add the ramp-delay information to avoid any out of spec > running as the regulator is slower at reaching the voltage > requested compare to the PLL reaching the frequency. > > There is no such information for AXP805 but similar PMIC (AXP813) > has a DVM (Dynamic Voltage scaling Management) ramp rate equal > to 2500uV/us. The AXP805 datasheet has this information in the description for REG 1A. DVM is disabled by default, and when it is enabled, the default ramp rate is 10 mV/15.625 us == 640 uV/us. Did you notice any instability without this delay? > Signed-off-by: Chukun Pan > --- > arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi.dtsi | 9 ++++++++- > 1 file changed, 8 insertions(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi.dtsi > index 92745128fcfe..d7b82ef6be55 100644 > --- a/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi.dtsi > +++ b/arch/arm64/boot/dts/allwinner/sun50i-h6-orangepi.dtsi > @@ -5,6 +5,7 @@ > /dts-v1/; > > #include "sun50i-h6.dtsi" > +#include "sun50i-h6-cpu-opp.dtsi" > > #include > > @@ -64,6 +65,10 @@ reg_vcc5v: vcc5v { > }; > }; > > +&cpu0 { > + cpu-supply = <®_dcdca>; > +}; > + > &de { > status = "okay"; > }; > @@ -208,7 +213,8 @@ reg_cldo3: cldo3 { > reg_dcdca: dcdca { > regulator-always-on; > regulator-min-microvolt = <810000>; > - regulator-max-microvolt = <1080000>; > + regulator-max-microvolt = <1160000>; > + regulator-ramp-delay = <2500>; > regulator-name = "vdd-cpu"; > }; > > @@ -216,6 +222,7 @@ reg_dcdcc: dcdcc { > regulator-enable-ramp-delay = <32000>; > regulator-min-microvolt = <810000>; > regulator-max-microvolt = <1080000>; > + regulator-ramp-delay = <2500>; This change is not related to CPU frequency scaling, so it belongs in a separate patch (if it is needed). Regards, Samuel > regulator-name = "vdd-gpu"; > }; > >