Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp368853iob; Mon, 2 May 2022 23:08:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzmJls2pxFQVKz8CNxTSuuR61dRURFK8u5Fh/lw3/vMHgiaPvlZ61ams85w1iap3umbGq0G X-Received: by 2002:a05:6512:25ab:b0:472:6041:d39b with SMTP id bf43-20020a05651225ab00b004726041d39bmr7020585lfb.40.1651558102881; Mon, 02 May 2022 23:08:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651558102; cv=none; d=google.com; s=arc-20160816; b=yLpnM1v7XOFKPh0N95spVR3gY334GqD+SD21fpHLbJacDNjLSXIzqsekX5xP9cpqQp MO8W7lg1686JsigOcvRiwu5dwtqJZ8eI2Wj8qzUgRORYUdsqVHAoX48RYsEXiuwn8B3s Mjms7HAEmJKJNFRT9rAadJCO2t+lR82mCBZJfzJxV3eO7platN/049nkrFTIOVTOxv0C a98JmM2KKy7Zh54SZVBDrrDdTqJR9Mv9Pox0nC4ubF1QAq/zo7H8GTD4rQs3NrNLSpLr SKJ2wc1oC+fD/2yDsVUOzK9wFqlIn28YcPzm9KnfQdGSMmFdvI8LNLgp59MgbAYHISMv XJtw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:from:subject:references:mime-version :message-id:in-reply-to:date:dkim-signature; bh=lyIfp9262fAQLqy8qC0Pz4SUM4FAzF4N7A6nbmSHB2c=; b=BI7++bn5wUqZh2hU1nX2vud4Oo9Orx1sfMUIQnRRRNL7XClbIU7Z750gBm6ejsm9W5 5oc062IYKJ8VEtyobfH3w4kZwydrP1VKs9N0Tu/wi1hYDP2laZoNiFfNuD2Zym1Pve7z BVkBphTnpuaZgQVULObBCxiL/SpbuWYqDFMZRIm1SYRakm1AvUEOvHqVcHPs0xCj5Ms2 Xl+poRdmervdj5JK8Ae0iVFWDioXiyYC016qEBfI9nMRqr3PYiHglD7rLEd/FNzUTkmf +WctXcdVZkLOWJN6KELRS04xR4Ht5Ls8Q6yCDoqS/aOBwB1Zusa0/AR/ll7gBbVwCKJk qsIA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@google.com header.s=20210112 header.b=NTvfdy6F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z17-20020a2e8851000000b0024db298bd63si17116718ljj.371.2022.05.02.23.07.55; Mon, 02 May 2022 23:08:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@google.com header.s=20210112 header.b=NTvfdy6F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229750AbiECGGY (ORCPT + 99 others); Tue, 3 May 2022 02:06:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51768 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229615AbiECGFx (ORCPT ); Tue, 3 May 2022 02:05:53 -0400 Received: from mail-pg1-x549.google.com (mail-pg1-x549.google.com [IPv6:2607:f8b0:4864:20::549]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3699033A35 for ; Mon, 2 May 2022 23:02:20 -0700 (PDT) Received: by mail-pg1-x549.google.com with SMTP id j187-20020a638bc4000000b003c1922b0f1bso5927761pge.3 for ; Mon, 02 May 2022 23:02:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20210112; h=date:in-reply-to:message-id:mime-version:references:subject:from:to :cc; bh=lyIfp9262fAQLqy8qC0Pz4SUM4FAzF4N7A6nbmSHB2c=; b=NTvfdy6F18lFgUV8clR+0g6Lw3bcq5UgO40+92jzBn0iZGYe3Xw9MVeBL3+fvWQw5N LB3zzRWSU4HLPPJXB/Dyw7ffCQbjT5/AAfQ9WdrD5WumB7wAGc8Ii16bK1GqoyShUxFT T3kMr/bzKtBbctXnCXxWSUOFUbNsLWTvcedPoBzLgEc0OoGSRyBn6HFbR1QI6Sxm0ib1 LETkvqwaLmlU1m3vcCJyPISK9GXof6Kzpm1nbZPFsnyvcGewnf1XII3NShtf5PlhixsL o+7dDUpiE1S+Xes0LqAZedN1LJOIxguMZTGVLGJBoZivv+psCSQs/f/P1ED6jOuNtCkh UBAg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:in-reply-to:message-id:mime-version :references:subject:from:to:cc; bh=lyIfp9262fAQLqy8qC0Pz4SUM4FAzF4N7A6nbmSHB2c=; b=uTwMnMp48pczwWUcX5KKLzkjTxOM237nOSKKaCH1OqtKa66FVfH1/FMdelSU3fRRW2 dG6Cehdy/CmB5kbov7274+ORdfN3qkLVvxeMNm56x4tTW6bXOZBTuviPXTai4NC57MDr HwOJ8UiKKNd0Ixh7cTLnJnm+AIdInJe7t+H2n0y3jOYn2FWFa2KKIYY2UWJPZ8b60IzR FKymj8GelhtgOwql7S9nxY7G/gmawWEt9NB/pPID6GYXwRWQ1oDP45JC1+Bv8QoSnA3y xIRnfZnep/BH9LeOuJ2ZOCIqFWV8eW0HL6oCyRH/QCURvlwUnr0Hic/0j3MMWXV6EbeR VxLg== X-Gm-Message-State: AOAM533jlRmciu5NHvchLct5xa0xOjX+Yx+nVmaOtUTXgiMtnkgAj04i GIKxgJYSnM97iCtLyUvZ1UBsbqexE4g= X-Received: from oupton3.c.googlers.com ([fda3:e722:ac3:cc00:24:72f4:c0a8:21eb]) (user=oupton job=sendgmr) by 2002:a17:90b:e89:b0:1dc:18dc:26a0 with SMTP id fv9-20020a17090b0e8900b001dc18dc26a0mr2986517pjb.188.1651557739605; Mon, 02 May 2022 23:02:19 -0700 (PDT) Date: Tue, 3 May 2022 06:02:05 +0000 In-Reply-To: <20220503060205.2823727-1-oupton@google.com> Message-Id: <20220503060205.2823727-8-oupton@google.com> Mime-Version: 1.0 References: <20220503060205.2823727-1-oupton@google.com> X-Mailer: git-send-email 2.36.0.464.gb9c8b46e94-goog Subject: [PATCH v4 7/7] Revert "KVM/arm64: Don't emulate a PMU for 32-bit guests if feature not set" From: Oliver Upton To: kvmarm@lists.cs.columbia.edu Cc: kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, maz@kernel.org, james.morse@arm.com, alexandru.elisei@arm.com, suzuki.poulose@arm.com, reijiw@google.com, ricarkol@google.com, Oliver Upton Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-9.6 required=5.0 tests=BAYES_00,DKIMWL_WL_MED, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,USER_IN_DEF_DKIM_WL autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This reverts commit 8f6379e207e7d834065a080f407a60d67349d961. The original change was not problematic but chose nonarchitected PMU register behavior over a NULL deref as KVM failed to hide the PMU in the ID_DFR0. Since KVM now provides a sane value for ID_DFR0 and UNDEFs the guest for unsupported accesses, drop the unneeded checks in PMU register handlers. Signed-off-by: Oliver Upton --- arch/arm64/kvm/pmu-emul.c | 23 +---------------------- 1 file changed, 1 insertion(+), 22 deletions(-) diff --git a/arch/arm64/kvm/pmu-emul.c b/arch/arm64/kvm/pmu-emul.c index 3dc990ac4f44..78fdc443adc7 100644 --- a/arch/arm64/kvm/pmu-emul.c +++ b/arch/arm64/kvm/pmu-emul.c @@ -177,9 +177,6 @@ u64 kvm_pmu_get_counter_value(struct kvm_vcpu *vcpu, u64 select_idx) struct kvm_pmu *pmu = &vcpu->arch.pmu; struct kvm_pmc *pmc = &pmu->pmc[select_idx]; - if (!kvm_vcpu_has_pmu(vcpu)) - return 0; - counter = kvm_pmu_get_pair_counter_value(vcpu, pmc); if (kvm_pmu_pmc_is_chained(pmc) && @@ -201,9 +198,6 @@ void kvm_pmu_set_counter_value(struct kvm_vcpu *vcpu, u64 select_idx, u64 val) { u64 reg; - if (!kvm_vcpu_has_pmu(vcpu)) - return; - reg = (select_idx == ARMV8_PMU_CYCLE_IDX) ? PMCCNTR_EL0 : PMEVCNTR0_EL0 + select_idx; __vcpu_sys_reg(vcpu, reg) += (s64)val - kvm_pmu_get_counter_value(vcpu, select_idx); @@ -328,9 +322,6 @@ void kvm_pmu_enable_counter_mask(struct kvm_vcpu *vcpu, u64 val) struct kvm_pmu *pmu = &vcpu->arch.pmu; struct kvm_pmc *pmc; - if (!kvm_vcpu_has_pmu(vcpu)) - return; - if (!(__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E) || !val) return; @@ -366,7 +357,7 @@ void kvm_pmu_disable_counter_mask(struct kvm_vcpu *vcpu, u64 val) struct kvm_pmu *pmu = &vcpu->arch.pmu; struct kvm_pmc *pmc; - if (!kvm_vcpu_has_pmu(vcpu) || !val) + if (!val) return; for (i = 0; i < ARMV8_PMU_MAX_COUNTERS; i++) { @@ -536,9 +527,6 @@ void kvm_pmu_software_increment(struct kvm_vcpu *vcpu, u64 val) struct kvm_pmu *pmu = &vcpu->arch.pmu; int i; - if (!kvm_vcpu_has_pmu(vcpu)) - return; - if (!(__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E)) return; @@ -588,9 +576,6 @@ void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val) { int i; - if (!kvm_vcpu_has_pmu(vcpu)) - return; - if (val & ARMV8_PMU_PMCR_E) { kvm_pmu_enable_counter_mask(vcpu, __vcpu_sys_reg(vcpu, PMCNTENSET_EL0)); @@ -754,9 +739,6 @@ void kvm_pmu_set_counter_event_type(struct kvm_vcpu *vcpu, u64 data, { u64 reg, mask; - if (!kvm_vcpu_has_pmu(vcpu)) - return; - mask = ARMV8_PMU_EVTYPE_MASK; mask &= ~ARMV8_PMU_EVTYPE_EVENT; mask |= kvm_pmu_event_mask(vcpu->kvm); @@ -845,9 +827,6 @@ u64 kvm_pmu_get_pmceid(struct kvm_vcpu *vcpu, bool pmceid1) u64 val, mask = 0; int base, i, nr_events; - if (!kvm_vcpu_has_pmu(vcpu)) - return 0; - if (!pmceid1) { val = read_sysreg(pmceid0_el0); base = 0; -- 2.36.0.464.gb9c8b46e94-goog