Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp176688iob; Tue, 3 May 2022 14:26:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw4+GsNq5Y6lsxGdcDRqQrqNm6C+fmGhyp3GbQFzF64XCtpQBdopV3TCYgJ2kjQhkihVRRp X-Received: by 2002:a17:902:b704:b0:156:624:934b with SMTP id d4-20020a170902b70400b001560624934bmr19092759pls.116.1651613161166; Tue, 03 May 2022 14:26:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651613161; cv=none; d=google.com; s=arc-20160816; b=vdnCeLcHzw6640U65RcFQfGfspK9cae59s6/rJ8XMpKxlJ39cxVcTCFSCNHlojrEPb 0kND8GQ8oals6Mxf+IotiWhSd1AwfMR+g+CtuN1Wocf2mhFrSr+dpbQ8WlRXNz4kvgdn VlAfhlsiiQQX4zqTfMPjURbE1s1iQCdujosKoiAMaxbmhncqOHS5Zj8EV44J5gKZ2vjh jUczNJGqgnqXvcKZ17wY10BqEjlE0mue1a9FV0MPN6sZbf2OCzEtt1koNqK9bmMsLL1q OJzgb5ryTuaOPXteazhrV2qsh5V9GpCNjajBM5panbA/sONqsJwbQ7pTpR0OKLwgi4JS 9chQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=59t7vn28D3yzCeD/SWs0WQWMWUokBjgyTL8jtIQ/mZ4=; b=EyhKqXpbszsxKRt89Bt8wKIGEVF3SO6A9MEnZSO0FJW668oZfZXb/S5BWq9Xy583pc 3OrpzkWjgN3QwUdSpWT4D3zBnGPoAvTSPMtIgu7JT4lgCDRxPUXUuhS5qBpTRpY+AIqr h/jjEXIPW6ue4A/kKTqNqhdVckKrT9K56zoQcb5eeL3AXIJdBDdHLx+ddBo9qxIC7neH HZvAq1TwFi2n6/roQkFilG1TWSlAR7paaWdQC7iuf/MMlTgw24tjFTK5Db4ZwdJvRF91 +gpk/0wJMWcIwvI+T4C1Kqq7YpKT4BKiM0tsnIlW6jkHzJObILFpddQkubBVPr8tXb0O bPnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="wyYQAm/y"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q18-20020a170902f79200b0015a0ec8d989si17781580pln.172.2022.05.03.14.25.46; Tue, 03 May 2022 14:26:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="wyYQAm/y"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237545AbiECO7S (ORCPT + 99 others); Tue, 3 May 2022 10:59:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52808 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237543AbiECO7A (ORCPT ); Tue, 3 May 2022 10:59:00 -0400 Received: from mail-ej1-x629.google.com (mail-ej1-x629.google.com [IPv6:2a00:1450:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 08B591EC6F for ; Tue, 3 May 2022 07:55:27 -0700 (PDT) Received: by mail-ej1-x629.google.com with SMTP id l7so33999880ejn.2 for ; Tue, 03 May 2022 07:55:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=message-id:date:mime-version:user-agent:subject:content-language:to :cc:references:from:in-reply-to:content-transfer-encoding; bh=59t7vn28D3yzCeD/SWs0WQWMWUokBjgyTL8jtIQ/mZ4=; b=wyYQAm/yL4YCxQZnJSalcQidq4K2VieDxkJ7UUhCt+AngFV8CNSTl1gULdZ8ouWH3a yN39Hd9vLvj5l98q1Q73+qN2XQluRsg/ZIxg1rCCkpBXOfXWyDoUFwsLg7q3raIuPL2M CbuHA1N2i4l5BWNS9Ad6NovhugumU5uXoOKIFAIOOY1EFIZgg8FDoLd+XEPJzjAWqaYK K+AK+4mF6Ew2tYA6877x1QYSEdUlpH6vE63HrDR9H/9KVh5NaUw3GNrC3ae8TkjeCKFn NyJoU946TQfwq1inDJpG7Um3nsvSVO+TVIixUPCsqBUjfbGv/QJbs/E5tk+B2/lsmilw X+Xw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=59t7vn28D3yzCeD/SWs0WQWMWUokBjgyTL8jtIQ/mZ4=; b=U+Z7cBGtQmrMnU303Z1aVm3oBP0jVBmWvVtoiGbahiIlzT0MmJZKmAPmHRZ8yPkf88 R9kIcerw1lgEAxfTLegN/h8qPhfsDi1UWImkHlTLYE2x4DpIO2iY7jgpRokWws2vJHpg 9a6AXZsG+x4SjpFvKfSfaKC812emQNKgvO0sH499OXM0AbHmyFcwEWScNKaODYtWAhCC +8lhaBwwapIHyLV2GqeNp46Nrj9Sr3m8AoRRfeRhpSF+3YDGY0amgfaU9arZFDvb6HY5 yLDaSrc5MlpEBtJCJZh8I1oc0IcIOIi2JqDDC9TNQomlw3tO5tlcfHP+0rTK+P/BtZ7T NVmQ== X-Gm-Message-State: AOAM533u1kWwToSpumphspAolEmsHmLXAUHOOCftRtL4rAkjDynqMeH0 7AMeAIbx6hT0j/VtG9UfpVg7oQ== X-Received: by 2002:a17:907:7209:b0:6da:9781:ae5d with SMTP id dr9-20020a170907720900b006da9781ae5dmr15134105ejc.73.1651589725490; Tue, 03 May 2022 07:55:25 -0700 (PDT) Received: from [192.168.0.205] (xdsl-188-155-176-92.adslplus.ch. [188.155.176.92]) by smtp.gmail.com with ESMTPSA id s23-20020a056402037700b0042617ba639bsm7956855edw.37.2022.05.03.07.55.23 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 03 May 2022 07:55:24 -0700 (PDT) Message-ID: <75a48dfa-6fc9-aed9-b00e-d928bd9f33af@linaro.org> Date: Tue, 3 May 2022 16:55:23 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.7.0 Subject: Re: [RFC v2 2/2] arm: hisi: enable Hi3521a soc Content-Language: en-US To: "Marty E. Plummer" Cc: arnd@arndb.de, cai.huoqing@linux.dev, christian.koenig@amd.com, devicetree@vger.kernel.org, gengdongjiu@huawei.com, krzysztof.kozlowski+dt@linaro.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, linux@armlinux.org.uk, michael@walle.cc, miquel.raynal@bootlin.com, mturquette@baylibre.com, novikov@ispras.ru, olof@lixom.net, p.yadav@ti.com, rdunlap@infradead.org, richard@nod.at, robh+dt@kernel.org, sboyd@kernel.org, soc@kernel.org, sumit.semwal@linaro.org, tudor.ambarus@microchip.com, vigneshr@ti.com, xuwei5@hisilicon.com References: <20220501054440.2434247-1-hanetzer@startmail.com> <20220501173423.2473093-1-hanetzer@startmail.com> <20220501173423.2473093-3-hanetzer@startmail.com> <4cda3645-c4e8-1b3c-bd80-891afd56449a@linaro.org> <20220503134459.pplgvhcckja4ivcg@proprietary-killer> From: Krzysztof Kozlowski In-Reply-To: <20220503134459.pplgvhcckja4ivcg@proprietary-killer> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-5.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03/05/2022 15:44, Marty E. Plummer wrote: > On Tue, May 03, 2022 at 01:47:01PM +0200, Krzysztof Kozlowski wrote: >> On 01/05/2022 19:34, Marty E. Plummer wrote: >>> Enable Hisilicon Hi3521A/Hi3520DCV300 SoC. This SoC series includes >>> hardware mutlimedia codec cores, commonly used in consumer cctv/dvr >>> security systems and ipcameras. The arm core is a Cortex A7. >>> >>> Add hi3521a.dtsi and hi3521a-rs-dm290e.dts for RaySharp CCTV systems, >>> marketed under the name Samsung SDR-B74301N. >> >> Thank you for your patch. There is something to discuss/improve. >> >>> >>> Signed-off-by: Marty E. Plummer >>> --- >>> arch/arm/boot/dts/Makefile | 2 + >>> arch/arm/boot/dts/hi3521a-rs-dm290e.dts | 134 ++++++++ >>> arch/arm/boot/dts/hi3521a.dtsi | 423 ++++++++++++++++++++++++ >> >> DTSes go to separate patches. > Do you mean dts and dtsi need to be separate patches? I mean that any changes to "arch/arm/boot/dts/" have to be separate from other changes. These can be still one patch. See other examples on mailing lists. >> >>> arch/arm/mach-hisi/Kconfig | 9 + >>> 4 files changed, 568 insertions(+) >>> create mode 100644 arch/arm/boot/dts/hi3521a-rs-dm290e.dts >>> create mode 100644 arch/arm/boot/dts/hi3521a.dtsi >>> >>> diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile >>> index 7c16f8a2b738..535cef3b14ab 100644 >>> --- a/arch/arm/boot/dts/Makefile >>> +++ b/arch/arm/boot/dts/Makefile >>> @@ -242,6 +242,8 @@ dtb-$(CONFIG_ARCH_GEMINI) += \ >>> gemini-ssi1328.dtb \ >>> gemini-wbd111.dtb \ >>> gemini-wbd222.dtb >>> +dtb-$(CONFIG_ARCH_HI3521A) += \ >>> + hi3521a-rs-dm290e.dtb >>> dtb-$(CONFIG_ARCH_HI3xxx) += \ >>> hi3620-hi4511.dtb >>> dtb-$(CONFIG_ARCH_HIGHBANK) += \ >>> diff --git a/arch/arm/boot/dts/hi3521a-rs-dm290e.dts b/arch/arm/boot/dts/hi3521a-rs-dm290e.dts >>> new file mode 100644 >>> index 000000000000..b24fcf2ca85e >>> --- /dev/null >>> +++ b/arch/arm/boot/dts/hi3521a-rs-dm290e.dts >>> @@ -0,0 +1,134 @@ >>> +// SPDX-License-Identifier: GPL-2.0-or-later >>> +/* >>> + * Copyright (C) 2017-2022 Marty Plummer >>> + */ >>> + >>> +#include "hi3521a.dtsi" >>> + >>> +/ { >>> + model = "RaySharp RS-DM-290E DVR Board"; >>> + compatible = "raysharp,rs-dm-290e", "hisilicon,hi3521a"; >> >> Please run checkpatch and fix the warnings. >> > sunova. I could have sworn I had my editor setup right for whitespace > and such. It's not about whitespace but: WARNING: DT compatible string "raysharp,rs-dm-290e" appears un-documented -- check ./Documentation/devicetree/bindings/ WARNING: DT compatible string vendor "raysharp" appears un-documented -- check ./Documentation/devicetree/bindings/vendor-prefixes.yaml (...) > Ah gotcha. >>> + }; >>> + >>> + xtal24m: xtal24m { >> >> Generic node names, so one of: "clock-0" "clock-xtal24m" >> > Will do. >>> + compatible = "fixed-clock"; >>> + #clock-cells = <0>; >>> + clock-frequency = <24000000>; >> >> This does not look like property of the SoC, so should be defined by boards. >> > SoC requires a 24Mhz osc (and a 32khz one as well), so it'll always be > present regardless. Sure, but DTS/DTSI describes hardware. If the clock is not in the SoC but on the board, it should be in the board DTSI. Many times such clocks are put partially in DTSI and only their specific parts - frequency - in the board DTS, to indicate that implementation is relevant to the board, not SoC. >>> + }; >>> + >>> + clk_3m: clk_3m { >> >> No underscores in node names, generic node name (see above). >> > early debugging clock, will be removed. >>> + compatible = "fixed-clock"; >>> + #clock-cells = <0>; >>> + clock-frequency = <3000000>; >> >> This does not look like property of the SoC, so should be defined by boards. (...) >> >>> + status = "disabled"; >>> + }; >>> + >>> + dual_timer0: timer@12000000 { >>> + compatible = "arm,sp804", "arm,primecell"; >>> + interrupts = , >>> + ; >> >> A bit weird interrupts... the same? >> > Yes, though I am aware that some sp804 timers do have a separate > interrupts per pair. They have also separate interrupts, one combined interrupt or one sole interrupt. However what you described here is one interrupt line physically connected to two separate pins on the device yet still not being somehow shared (shared as "combined interrupt"). I don't think it is your case... Best regards, Krzysztof