Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Alex Helms <alexander.helms.jy@renesas.com>
To:     linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux-clk@vger.kernel.org
Cc:     robh+dt@kernel.org, sboyd@kernel.org, mturquette@baylibre.com,
        alexander.helms.jy@renesas.com, michal.simek@xilinx.com
Subject: [PATCH 1/2] dt-bindings: Renesas versaclock7 device tree bindings
Date:   Tue,  3 May 2022 12:42:00 -0700
Message-Id: <20220503194201.25714-2-alexander.helms.jy@renesas.com>
In-Reply-To: <20220503194201.25714-1-alexander.helms.jy@renesas.com>
References: <20220503194201.25714-1-alexander.helms.jy@renesas.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?NZidBU9tWHC27ARUzGKdyT+KPrqfkwfLhOI1CLH6+DaSoJoK2ryHfYxk2DVD?=
 =?us-ascii?Q?k/m9n29BGopqXNEGZFVoCb2XNA7OdHzncnRzi29X0eV3n5YSbGJSOinvcQga?=
 =?us-ascii?Q?Llu/zFg8LfCMJyqpsBZe3cnhvRe6AQlFuKQYGxyuhIf3mXmJ0V7YG7DStQMK?=
 =?us-ascii?Q?pzDwX2rl5uEPafjq4tmLEWlUmJbM4aUaxlVOSq8AnSAT949CxG4PO3IcbUKV?=
 =?us-ascii?Q?vqRloul6ik24X7OcXvOha8a00bOssJo+oLrTZETkw5Xd3E2qEalgCcUJmC23?=
 =?us-ascii?Q?SLqxoaFI9nOgCAby0MJR9bFbB9zYB6f/SJAhFXUhR5edVoS+/5RmVMCCcd1R?=
 =?us-ascii?Q?Rb5B9Whd4S4fpiQmTzqEwZV7IM59r6kiii80uDMLjRTLdFhQl/z7+Tza0aaj?=
 =?us-ascii?Q?n3YrWpd48ngJ62oM1L/e8vG6AG/dG0tDALEvtmgQD7d672pwCH2tXKaHS4AY?=
 =?us-ascii?Q?i6lJ6aznSkEXI4y/8qxpi7IaltQI+TxQafUqK+XL6fraFm4UoLJLgSXhwioS?=
 =?us-ascii?Q?n+w+UyMR1mi108vfneq3vZN5ZUsxpI2bqBd2OOD+EPACvSbVI8pqbJCe5CWA?=
 =?us-ascii?Q?4dqNjkDuUuLdUc/iTQPM2SoIkBz4lQ9cqPuAkhfvlA7U9CKawfRQNGbq2we2?=
 =?us-ascii?Q?DrKeicBJmkU5mWB2TcjOrDZkiM66UywKC5zsbjaLo4trSo9wg7Hoa440YLql?=
 =?us-ascii?Q?TZTN/lddCBuzxkCvvfwft0lKjzxfnhi1+DDdcE6WL3d+HT5tfmNJivmYhBlv?=
 =?us-ascii?Q?Y+WFn5N0tBE1t8K0Iah3p00ZH/5CstdQ2LpfAbtLNvoLUjf9AhLVEla4gaoz?=
 =?us-ascii?Q?QU3YNoRv7Zuz54yu8hq2wbe22L4fwcUplqWPfnfA5U8/eO62Wh83cqdVJHfb?=
 =?us-ascii?Q?xn3OxeVo+7bnTobBxIqI6Iliw7xdvT7SsmP7aUntSC3AnAwJPbyi+gxf4tA6?=
 =?us-ascii?Q?9+m0v74eeFSzuqnfWiQJOQZM3aiPV8RPKyBfJ70QSmAU5k7bHUW5BFyX9/O8?=
 =?us-ascii?Q?O3iAGPfr6IwN+xcCid95m8NBEBk0tQXPSfQl9WvWElL0JpvGBsoMf4IGUfSt?=
 =?us-ascii?Q?eSfQemmbOU3R2LE4Xx6JqmKknISZDufnTQvQPGEvO4xXBeGGXwoUoHk3heam?=
 =?us-ascii?Q?2GWIwTCHYmYPLU+aIcgHpYkl17Lrr/wwZbTDQRoCaacL87l1mrr0jvZxpy2X?=
 =?us-ascii?Q?yX+bvSRaIxJUOsWS8aWOj8wg1BGoFPd7GZAC8vB/ry0JyLON7ISUWmyqzQLj?=
 =?us-ascii?Q?qTWa4PR8Jk84brx9HZNUpt5T+GmcuMzKoMibjqGaqS2sHMsh9P2kzPK1qIjw?=
 =?us-ascii?Q?bBV5yP4iajbGE8Ck3vhU0uxPSQENuGrSK2xW5sZecGSRuUeZYXGOgWz06A01?=
 =?us-ascii?Q?e88z5yCR8L1S7xRKBKmeoOJokDyvBSRnzat6abu0fd0/rxBM//lIuO1QHkl+?=
 =?us-ascii?Q?iQybbWZv0ce3omvddgU0I80b0rSlI0bgzy7QJaKRUAX1ndDK356+o60hdywQ?=
 =?us-ascii?Q?zLSjaGljSfvi4DWyBamCblbhT6ocX4709w8PNcHY9/j7tkmMrH1fM/v2acbr?=
 =?us-ascii?Q?S8cTDZxP8y9n/Y/SJrptxPf/0fyOm2vbO1xa3P4CeomrXKbZMimuAiPV9m5O?=
 =?us-ascii?Q?5mJ6Xu/JWnu3wpHYg+cLUjmzL6FnvzRtCyyJtBEOAnXs77X86NO3O0DkjPel?=
 =?us-ascii?Q?rKiPvA9VSvi41Wf6GYQRRi1p/spxMI+jeEd/4bVxFY6aN9yL0ZzD+RrMe2em?=
 =?us-ascii?Q?+/1xK5o2TZtZ+0eDmbYUiutdNVNl4/m7eoy0lIrZ1Hq+53jkZ5Fp?=
X-OriginatorOrg: renesas.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 6d9f7799-c08d-48ad-103a-08da2d3d0ac0
X-MS-Exchange-CrossTenant-AuthSource: OSAPR01MB3892.jpnprd01.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 May 2022 19:42:22.3741
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VdmNOG2cuhcr330Mq8wxhqhgUD6e8Izlp887E62QEXHm1Tbx6ug7xZlNUwzKjIRhbB4gu1mHvECGp7bvGWVU+sIVbYnOr4thcOwPFvGwKuA=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8115
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Renesas Versaclock7 is a family of configurable clock generator ICs
with fractional and integer dividers. This driver has basic support
for the RC21008A device, a clock synthesizer with a crystal input and
8 outputs. The supports changing the FOD and IOD rates, and each
output can be gated.

Signed-off-by: Alex Helms <alexander.helms.jy@renesas.com>
---
 .../bindings/clock/renesas,versaclock7.yaml   | 64 +++++++++++++++++++
 MAINTAINERS                                   |  5 ++
 2 files changed, 69 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/renesas,versaclock7.yaml

diff --git a/Documentation/devicetree/bindings/clock/renesas,versaclock7.yaml b/Documentation/devicetree/bindings/clock/renesas,versaclock7.yaml
new file mode 100644
index 000000000..cc099d9e1
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/renesas,versaclock7.yaml
@@ -0,0 +1,64 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/renesas,versaclock7.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Renesas Versaclock7 Programmable Clock Device Tree Bindings
+
+maintainers:
+  - Alex Helms <alexander.helms.jy@renesas.com>
+
+description: |
+  Renesas Versaclock7 is a family of configurable clock generator and
+  jitter attenuator ICs with fractional and integer dividers.
+
+properties:
+  '#clock-cells':
+    const: 1
+
+  compatible:
+    enum:
+      - renesas,rc21008a
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    items:
+      - description: External crystal or oscillator
+
+  clock-names:
+    items:
+      - const: xin
+
+required:
+  - '#clock-cells'
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+
+additionalProperties: false
+
+examples:
+  - |
+    vc7_xin: vc7_xin {
+        compatible = "fixed-clock";
+        #clock-cells = <0>;
+        clock-frequency = <49152000>;
+    };
+
+    i2c@0 {
+        reg = <0x0 0x100>;
+        #address-cells = <1>;
+        #size-cells = <0>;
+
+        vc7: vc7@9 {
+            compatible = "renesas,rc21008a";
+            reg = <0x9>;
+            #clock-cells = <1>;
+            clocks = <&vc7_xin>;
+            clock-names = "xin";
+        };
+    };
diff --git a/MAINTAINERS b/MAINTAINERS
index cd0f68d4a..8a23ea619 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -16536,6 +16536,11 @@ S:	Maintained
 F:	Documentation/devicetree/bindings/mtd/renesas-nandc.yaml
 F:	drivers/mtd/nand/raw/renesas-nand-controller.c
 
+RENESAS VERSACLOCK 7 CLOCK DRIVER
+M:	Alex Helms <alexander.helms.jy@renesas.com>
+S:	Maintained
+F:	Documentation/devicetree/bindings/clock/renesas,versaclock7.yaml
+
 RESET CONTROLLER FRAMEWORK
 M:	Philipp Zabel <p.zabel@pengutronix.de>
 S:	Maintained

base-commit: f443e374ae131c168a065ea1748feac6b2e76613
-- 
2.30.2