Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp456976iob; Tue, 3 May 2022 23:54:06 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyLxMQVWS3iQ+fIwNyUx3dTTgE7/4fhfI/mEw5RfNo+Hi1Qul6hLc1IkiR+/hKaUwNs11ub X-Received: by 2002:a17:902:d508:b0:15e:a12e:8089 with SMTP id b8-20020a170902d50800b0015ea12e8089mr14711027plg.137.1651647246310; Tue, 03 May 2022 23:54:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651647246; cv=none; d=google.com; s=arc-20160816; b=nl2pdAtZV/Gs1HAzwOrfSdO08fD9+P3/54sJy3kgtGn3eQ6f0EEs6kkd/o33ZEVe/4 9IDQjzku4oQcOeYMhlipc6uBnrMdndimqG4odjT/xdRbbrTpYMIBqvQ3nzoKsyfP7L4o d5a9QyAAe3GVWxVBF8fcEzklB7KtBVAz4P9yDZKMnuLFU8nChuNc3RCvgvz0mElGr6T2 QHTfqT4EA1b+O80VjRBkr4xeJkFDfjEbGWyPSNORt/fUiwT1j/Cobr7kjHW8hdDQteI6 zFQoTFTUJlqEr9TN16YTdEK+FqX7HoYOHM4fSHCBy66lBW+p9LNJ10GhO+2xiFd5fDY1 BaNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=nD9Yd2tjQcZusGHucY1wp7TRcdWxNvW77SUlhTgYrfc=; b=zXRMtw6X1dZbL3ZTkBygo86z34Ku0GspyTVvQpG4tN8RmhfFTV9vEdjn8JsX8yIT+0 t1hETf3a1GqA7RO7oftA/c0d7j8ECj3RwX53Ydj940g2YQ3R2e0VgU/aQE6kNXze+6Kd Yak4xAz3Op4PJdX6rfcKPiMPGyR4LsDvxtUuZPjwc4z/aRhmliBABnywa53CvexVsCze f343DolICas9ye/ZTcEIr0XIkfx9QsiDn/IZxTRKg23yGfxT8INqYQULmnK1lLL0gPyg mEEMR9m29mG2FPfexvOHWLlXO1M5sEDn2dMjBgwbSB+8ueGuiBVFx5FuAKid2H6YtPSu C/4A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=etKBGjJx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z12-20020aa791cc000000b004fa888ce79asi17306970pfa.199.2022.05.03.23.53.51; Tue, 03 May 2022 23:54:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=etKBGjJx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344677AbiEDFoU (ORCPT + 99 others); Wed, 4 May 2022 01:44:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53352 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230474AbiEDFoT (ORCPT ); Wed, 4 May 2022 01:44:19 -0400 Received: from alexa-out-sd-02.qualcomm.com (alexa-out-sd-02.qualcomm.com [199.106.114.39]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BD3D126104; Tue, 3 May 2022 22:40:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1651642844; x=1683178844; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=nD9Yd2tjQcZusGHucY1wp7TRcdWxNvW77SUlhTgYrfc=; b=etKBGjJxcyZz117O7v0Rlibd0aqPAd7ytUnwlKuHN06gCSjlZhAf3q4g 0yRy5xiFGZP8JcNxlDcQLJ7k7KokQAk4YofrX2zz7L93hZyIGGuoJwpBa AsdV9U7O3Nym07tBqMj0IX6RytatI2ylPeE0kNbWqx76NOYBnN0RS0kOV Y=; Received: from unknown (HELO ironmsg04-sd.qualcomm.com) ([10.53.140.144]) by alexa-out-sd-02.qualcomm.com with ESMTP; 03 May 2022 22:40:44 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg04-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 May 2022 22:40:44 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 3 May 2022 22:40:43 -0700 Received: from [10.216.1.126] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 3 May 2022 22:40:40 -0700 Message-ID: Date: Wed, 4 May 2022 11:10:37 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.6.2 Subject: Re: [PATCH v4] arm64: dts: qcom: sc7280: Add lpasscore & lpassaudio clock controllers Content-Language: en-US To: Matthias Kaehlcke CC: Rob Herring , Bjorn Andersson , Douglas Anderson , Stephen Boyd , , , References: <20220503113246.13857-1-quic_tdas@quicinc.com> From: Taniya Das In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-7.3 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Matthias, On 5/4/2022 12:28 AM, Matthias Kaehlcke wrote: > On Tue, May 03, 2022 at 05:02:46PM +0530, Taniya Das wrote: >> Add the low pass audio clock controller device nodes. Keep the lpasscc >> clock node disabled and enabled for lpass pil based devices. >> >> Signed-off-by: Taniya Das >> --- >> [v4] >> * Mark lpasscc[lpasscc@3000000] device node as "disabled". >> >> [v3] >> * Fix unwanted extra spaces in reg property. >> * Fix lpass_aon node clock phandle <&lpasscc> to <&lpasscore> >> >> arch/arm64/boot/dts/qcom/sc7280.dtsi | 44 ++++++++++++++++++++++++++++ >> 1 file changed, 44 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi >> index f0b64be63c21..477a754741a1 100644 >> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi >> @@ -8,6 +8,8 @@ >> #include >> #include >> #include >> +#include >> +#include >> #include >> #include >> #include >> @@ -1978,6 +1980,48 @@ >> clocks = <&gcc GCC_CFG_NOC_LPASS_CLK>; >> clock-names = "iface"; >> #clock-cells = <1>; >> + status = "disabled"; >> + }; >> + >> + lpass_audiocc: clock-controller@3300000 { >> + compatible = "qcom,sc7280-lpassaudiocc"; >> + reg = <0 0x03300000 0 0x30000>; >> + clocks = <&rpmhcc RPMH_CXO_CLK>, >> + <&lpass_aon LPASS_AON_CC_MAIN_RCG_CLK_SRC>; >> + clock-names = "bi_tcxo", "lpass_aon_cc_main_rcg_clk_src"; >> + power-domains = <&lpass_aon LPASS_AON_CC_LPASS_AUDIO_HM_GDSC>; >> + #clock-cells = <1>; >> + #power-domain-cells = <1>; >> + }; >> + >> + lpass_aon: clock-controller@3380000 { >> + compatible = "qcom,sc7280-lpassaoncc"; >> + reg = <0 0x03380000 0 0x30000>; >> + clocks = <&rpmhcc RPMH_CXO_CLK>, >> + <&rpmhcc RPMH_CXO_CLK_A>, >> + <&lpasscore LPASS_CORE_CC_CORE_CLK>; >> + clock-names = "bi_tcxo", "bi_tcxo_ao", "iface"; >> + #clock-cells = <1>; >> + #power-domain-cells = <1>; >> + }; >> + >> + lpasscore: clock-controller@3900000 { > > nit: lpass_core? > > The other labels have an underscore, it wouldn't hurt to be consistent. Sure, will take care in the next patch. > >> + compatible = "qcom,sc7280-lpasscorecc"; >> + reg = <0 0x03900000 0 0x50000>; >> + clocks = <&rpmhcc RPMH_CXO_CLK>; >> + clock-names = "bi_tcxo"; >> + power-domains = <&lpass_hm LPASS_CORE_CC_LPASS_CORE_HM_GDSC>; >> + #clock-cells = <1>; >> + #power-domain-cells = <1>; >> + }; >> + >> + lpass_hm: clock-controller@3c00000 { >> + compatible = "qcom,sc7280-lpasshm"; >> + reg = <0 0x3c00000 0 0x28>; >> + clocks = <&rpmhcc RPMH_CXO_CLK>; >> + clock-names = "bi_tcxo"; >> + #clock-cells = <1>; >> + #power-domain-cells = <1>; >> }; >> >> lpass_ag_noc: interconnect@3c40000 { >> -- -- Thanks & Regards, Taniya Das.