Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp909730iob; Wed, 4 May 2022 10:25:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw4nIfICHppSFQ+ruowy7ytPtXeqAkpJ3VPj8X9i4/L7ybs09qWFT5DHF0mUoVawIl7ol5J X-Received: by 2002:a05:6402:28b1:b0:425:c39e:b773 with SMTP id eg49-20020a05640228b100b00425c39eb773mr23553327edb.237.1651685126657; Wed, 04 May 2022 10:25:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651685126; cv=none; d=google.com; s=arc-20160816; b=frMhflRFYw84rSTKUBzHst+ziAkIKJ/xVdXMC2jygLQijO5Z4Bgikvlcet3s47LJdv goMNPTj13NmJ5f9LuVpxHxZ6nfBrZ1nKr6YkBIYJl1r2cLjdPxltU/A5tDoyGjyB5Dwj ECSbeKTYsdw+vb1tcNNTt6eJ1yufcZoPho+SU3Zvgx3AlH53Uwy94leoeB7CQC/hEn7m FDaNAxeujRD/prF5bmWmDaupJLfgoQa9KmTZ0b0sIETuwoO5jUiaJgvQmOfqsCC/HQZq G97G1+cLXNSe98nnX6LGnS047Sn/D7AJx4Fz5ONDYvqOqlAw+YV3XzhgxCc0sjKGfXUB LjqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=HUmOySrek83JyA60T2ruN8YBYq+9g1QPXzAagsL8W7U=; b=EJZYSmgFlZApaqRqJuav5Z/ByCIC66rP+0YylHqPWWIMk6wDjEvMZuqRyM2NuYZzda UtgFkKHtaPACJG6cDAAx2jiYq5ElC2QFhsePsSsLHcvdRJwrdn/Jku+qVxFgHlQFyL8g 4NE7TenLXTV9j100mIbJN4DJXFwCB/hn7oPpIT+YHQzMIZfUBkOuRS3WM+2Cwhkm+wB+ V2DZGctMG4tqkLZYBMOx+Ksakut8/D9nr2BJrDhbZfgLGmjEnZ4HvVOE6RuYRBJ/iPeK uybPfxcKUMeUqvMVYeECiw6Rdf2/URRSI+TnFsXNQplRwo/WAuz+VqnmziYKtJbS4wOU Pd1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=d6qXcdph; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a17-20020a170906685100b006f3941cda0bsi15594418ejs.129.2022.05.04.10.25.02; Wed, 04 May 2022 10:25:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=d6qXcdph; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1348946AbiEDLsK (ORCPT + 99 others); Wed, 4 May 2022 07:48:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53898 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232957AbiEDLsH (ORCPT ); Wed, 4 May 2022 07:48:07 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F29052B1A7; Wed, 4 May 2022 04:44:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1651664672; x=1683200672; h=from:to:cc:subject:date:message-id:mime-version; bh=HUmOySrek83JyA60T2ruN8YBYq+9g1QPXzAagsL8W7U=; b=d6qXcdphK0fPVj2+0exJILZKc8/jp9NPKr+8WU6I3UpOE0T2zAWkKRY0 /egXRZtafJegVLz+TJNoEhn+Fa4OTJCDmXhj2LSA1cHL+2IgrPMm9MAsd 9BKW0WrRLgWjh60b2rO7C0wmSApLBaxZKcFmKf6KAN296olH6Sj/rEKKH I=; Received: from unknown (HELO ironmsg-SD-alpha.qualcomm.com) ([10.53.140.30]) by alexa-out-sd-01.qualcomm.com with ESMTP; 04 May 2022 04:44:31 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg-SD-alpha.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 May 2022 04:44:31 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 4 May 2022 04:44:31 -0700 Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 4 May 2022 04:44:27 -0700 From: Srinivasa Rao Mandadapu To: , , , , , , , , , , CC: Srinivasa Rao Mandadapu Subject: [PATCH v11 00/12] Add soundcard support for sc7280 based platforms. Date: Wed, 4 May 2022 17:13:57 +0530 Message-ID: <1651664649-25290-1-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch set is to add bolero digital macros, WCD and maxim codecs nodes for audio on sc7280 based platforms. This patch set depends on: -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=638259 -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=601249 -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=634597 -- https://patchwork.kernel.org/project/linux-clk/list/?series=637999 -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=638002 Changes Since V10: -- Modify digital macro codecs pin control labels. -- Updated dependency list. Changes Since V9: -- Move wcd codec and digital codec nodes to sc7280-qcard file. -- Modify the reg property as per link number in sound node. -- Fix the us-euro pin control usage in wcd codec node. -- Move wcd pin control nodes to specific crd board files. -- Sort max98360a codec node in alphabetical order. -- Modify the commit messages. Changes Since V8: -- Split patches as per sc7280 CRD revision 3, 4 and 5 boards. -- Add corresponding dt nodes for herobrine crd boards. -- Update dai-link node names as per dt-bindings in sound node. -- Add reg property in sound node as per dt-bindings which was removed in previous series. -- Fix typo errors. -- Update wcd codec pin control properties in board specific files. Changes Since V7: -- Remove redundant interrupt names in soundwire node. -- Fix typo errors. -- Remove redundant reg property in sound node. -- Rebased on top of latest kernel tip. Changes Since V6: -- Modify link-names and audio routing in a sound node. -- Move amp_en pin control node to appropriate consumer patch. -- Split patches as per digital macro codecs and board specific codecs and sort it. -- Modify label and node names to lpass specific. Changes Since V5: -- Move soc specific bolero digital codec nodes to soc specific file. -- Bring wcd938x codec reset pin control and US/EURO HS selection nodes from other series. -- Change node name and remove redundant status property in sound node. Changes Since V4: -- Update nodes in sorting order. -- Update DTS node names as per dt-bindings. -- Update Node properties in proper order. -- Update missing pinctrl properties like US/EURO HS selection, wcd reset control. -- Remove redundant labels. -- Remove unused size cells and address cells in tx macro node. -- Keep all same nodes at one place, which are defined in same file. -- Add max98360a codec node to herobrine board specific targets. Changes Since V3: -- Move digital codec macro nodes to board specific dtsi file. -- Update pin controls in lpass cpu node. -- Update dependency patch list. -- Create patches on latest kernel. Changes Since V2: -- Add power domains to digital codec macro nodes. -- Change clock node usage in lpass cpu node. -- Add codec mem clock to lpass cpu node. -- Modify the node names to be generic. -- Move sound and codec nodes to root node. -- sort dai links as per reg. -- Fix typo errors. Changes Since V1: -- Update the commit message of cpu node patch. -- Add gpio control property to support Euro headset in wcd938x node. -- Fix clock properties in lpass cpu and digital codec macro node. Srinivasa Rao Mandadapu (12): arm64: dts: qcom: sc7280: Add nodes for soundwire and va tx rx digital macro codecs arm64: dts: qcom: sc7280: Enable digital codecs and soundwire for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Enable digital codecs and soundwire for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add wcd9385 codec node for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Add wcd9385 codec node for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add max98360a codec for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: herobrine: Add max98360a codec node arm64: dts: qcom: sc7280: Add lpass cpu node arm64: dts: qcom: sc7280: Enable lpass cpu node for CRD 1.0/2.0 and IDP boards. arm64: dts: qcom: sc7280: Enable lpass cpu node for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add sound node for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Add sound node for CRD 3.0/3.1 arch/arm64/boot/dts/qcom/sc7280-crd-r3.dts | 37 ++++ arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts | 150 +++++++++++++++ arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 8 + arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 218 ++++++++++++++++++++++ arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi | 75 ++++++++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 190 +++++++++++++++++++ 6 files changed, 678 insertions(+) -- 2.7.4