Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp1520487iob; Thu, 5 May 2022 03:15:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwWCg41mTC9qt7eL40UbuNRK5uU8xUPUO1Y9Z7vGTvnivSywqEOnoHN8CI36HzpYHWxX/Ic X-Received: by 2002:a17:907:da7:b0:6f4:ed59:c4e2 with SMTP id go39-20020a1709070da700b006f4ed59c4e2mr3472478ejc.83.1651745721880; Thu, 05 May 2022 03:15:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651745721; cv=none; d=google.com; s=arc-20160816; b=K3jKz+rUnLLr7YKNKxCJ4bnDI64kpokWFDLQiwC83Z7/ldiMl0UgvJ7e+IAdoRDZ6k ve1bsKWariYu/Uc2e7c64Ayz8Hsa9+4yNqlCf+Mi1u0alEWeRJoWk1XN9NGsBygeMaaQ 0lEcPwqk/0PNILn6bx9UAsU+sgu+hlrKBshm7AJdFj9wTK7RyIwl8xKTCsXqy+SYN7Cb +gfBchBwHfQVjzibDmN7FyLvaDSLI2LY7GGOC1Na3Fph2+9q+NCOaPVvFWwRSe2qCZ/z 0e80nyob3euPlZxDUoLnB+MODGFBNDDvd8M/n1GfS6niqypjbZGSoZ9FcJ11HKnkRL0p Vmig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=1fyf2HZXT82N/XRtviIhGC6ltEy9NyYm4v/aaLm9W5s=; b=G0z8st85QETIpTIzB3W11/leYYnJnxhLEFqFEQ6co31boarlNh7jqKACMHKwv4rs18 R0/YsFw+Je3Rd27j0l6vZJeVNyqbXAQNFPqVmQFHe91/9+E1bV7sxz4hx+6PczKkm4uL 9jOPhzjxaD4Rq6VP70TQkdzz4j50E5amxT62Yz/RI6dEmc0ii28j6UUpBZyJp26PbTrg /haGcFAn1kb+KW3jkE4OVmKivfmu7fZO55w3Sg8vNyUrVGwgeekd2msu3+cPnj46lUCi lzDvygIYR7Z1uWYaGcC7nkIx20BMB7Vwsu3dBnOod/UpM900KW50IjN5MiK1X6vQCgmS C58Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g9-20020a17090670c900b006f3be6cce60si1457244ejk.786.2022.05.05.03.14.57; Thu, 05 May 2022 03:15:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1355483AbiEDTZp (ORCPT + 99 others); Wed, 4 May 2022 15:25:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52580 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234639AbiEDTZo (ORCPT ); Wed, 4 May 2022 15:25:44 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 773514B40C; Wed, 4 May 2022 12:22:07 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 484A01042; Wed, 4 May 2022 12:22:07 -0700 (PDT) Received: from bogus (unknown [10.57.1.45]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 5D54F3FA35; Wed, 4 May 2022 12:22:04 -0700 (PDT) Date: Wed, 4 May 2022 20:21:59 +0100 From: Sudeep Holla To: Ulf Hansson Cc: Shawn Guo , Marc Zyngier , "Rafael J . Wysocki" , Valentin Schneider , Sebastian Andrzej Siewior , Thomas Gleixner , Maulik Shah , Bjorn Andersson , Daniel Lezcano , Rob Herring , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v6 0/3] Add Qualcomm MPM irqchip driver support Message-ID: <20220504192159.gw5sccasbdmqz4dt@bogus> References: <20220223125536.230224-1-shawn.guo@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, May 04, 2022 at 04:08:58PM +0200, Ulf Hansson wrote: > On Wed, 23 Feb 2022 at 13:57, Shawn Guo wrote: > > > > It starts from updating cpu_pm to support CPU_LAST_PM_ENTER (and > > CPU_FIRST_PM_EXIT) event, and then adds DT binding and driver support > > for Qualcomm MPM (MSM Power Manager) interrupt controller. > > > > Changes for v6: > > - Add new event CPU_LAST_PM_ENTER (and CPU_FIRST_PM_EXIT) in cpu_pm > > - Drop vendor driver notes from commit log > > - Check NULL mpm_gic_map instead to save the use of MPM_NO_PARENT_IRQ > > - Add lock protection for register read in qcom_mpm_handler() > > - Return IRQ_NONE if there is no pending interrupt > > - Drop IRQF_TRIGGER_RISING flag from devm_request_irq() call since it's > > being specified in DT > > - Drop dev_set_drvdata() call which is a leftover from previous version > > - Fix dt_binding_check errors reported by upgraded dtschema > > My apologies for the late reply to this series. FYI, I fully agree > with the responses from Sudeep, etc, that have been made on this > series. > > The proper thing is to use genpd on/off notifiers, which should get > fired if you model the PM domain topology correctly in DT - and use > PSCI OSI. > > That said, please keep me posted when/if you submit a new version for > this. I will make sure to pay more attention next time. > [1] is the latest I believe. It now implements power domain as I requested and I was happy with that version. -- Regards, Sudeep [1] https://lore.kernel.org/lkml/20220308080534.3384532-1-shawn.guo@linaro.org