Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp4784522iob; Mon, 9 May 2022 01:18:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy4aKkaealkxI46QCdHS/7a8FgccqJaEYMS0uBWec4n3wJGsvxqAW1+FomJsqJuQ2mlejj/ X-Received: by 2002:a17:902:f542:b0:15e:b6d2:88d9 with SMTP id h2-20020a170902f54200b0015eb6d288d9mr15087224plf.128.1652084310704; Mon, 09 May 2022 01:18:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652084310; cv=none; d=google.com; s=arc-20160816; b=X+XEQixTY1xbAlY9Gm6W94s22OHhSTxJ7dLLhJ3m45bv8baknR7wwncigNtcYUwmUR BJ2jBTeY6rRQx8Ln5KxL1IuAMWMsYgt1GTebzdsz6Qi+BtVH4E+2P4r3OZSKzBqbW3mX KLAgGhXJmPA8VO8Y/EVocFSSZKVbMJWFAC36OgrJc84/PETAks9pM3PmRaRyNKW42vwv QCDQnhiTPRQHrfFIzdNtrV4K8QK25Ba/WcvCWV1S5zRiYBj/rd04AKoii2Ugjb1JWlnU GEJTHlU0rliJv5A0ehcyv/pS0qDX4yexP3RmK7L6xKhR/fmPxzu3QYh1JNaQKSxBvtsE 2Gag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=rEvFIvhULsTu5Dt2JyC1H8DHz0diohEBqq9Wfv/TaLQ=; b=HztHn4tCdG5oO4FS0jzMqI3f8rFNBjufiXiic+uJ8jvPk8sz7dnTgvvs/cYMrH5sYt /1w3ktPXzCjfgQnuA6e5xE0PPJwWoodYKe4+44rK/8u7XABoQ9rc5WwylyNinQHSfi2m nmKh8rgdOypNbzuQ6lHvaxwQ6Ke9xwi86cvgS8+6glphLl1oFQBI+9L7wGfzcZ21rsaW VcpxoJYxzu7ILSCcytiQM64Wt+A9UsnoTU1gB570E/CatyCjze3N1CXN0JLZMX5qmxcU /1L7HFMN06kmi4pySLZhgs/+z9nPMBR1vuBdRPPVpkcZI37/MGZsYjj9WJkPHcT1GBlX RmEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=XiZCtbHw; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id r74-20020a632b4d000000b003c6d5d28d7esi1245912pgr.176.2022.05.09.01.18.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 May 2022 01:18:30 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=XiZCtbHw; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id DBA7D1A29F2; Mon, 9 May 2022 01:06:32 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1387625AbiEFAt5 (ORCPT + 99 others); Thu, 5 May 2022 20:49:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51166 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1387617AbiEFAtq (ORCPT ); Thu, 5 May 2022 20:49:46 -0400 Received: from mail-pl1-x62b.google.com (mail-pl1-x62b.google.com [IPv6:2607:f8b0:4864:20::62b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BA124205CB for ; Thu, 5 May 2022 17:46:02 -0700 (PDT) Received: by mail-pl1-x62b.google.com with SMTP id s14so5932510plk.8 for ; Thu, 05 May 2022 17:46:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=rEvFIvhULsTu5Dt2JyC1H8DHz0diohEBqq9Wfv/TaLQ=; b=XiZCtbHwBXkRB9FjJAPpxFXk5S7pkWpN0/qRV09kIcMf3ndqXRdoDG5YgoelfezSJA f9FkIYotBF+mbHvOdQWVijAs8S1DLF/7I+oquBBMun6crSbUF2eHWJE4sg1rCbeldbvK PTSRPwC0N6Ki7+GO4pixHVO5+GgMrm/ibrX8c= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=rEvFIvhULsTu5Dt2JyC1H8DHz0diohEBqq9Wfv/TaLQ=; b=G3W+CoT5U3MuEGYXghXMli3/ZqW9VkLzPYuB0yy0pfdP8GMRayU0SHrF5xyFoy6/UR QAUfHSg6v9TEfQVj/FT5qAY0JV3OlItbxnx7Mhsj16FJRKDfYy3BKT76gh73BYb1Z8TN jJxLvZawaJGyoocOyfndq/8vhTypcZVBDJcaSgfp9etmXAbm5JsmfOjsDe2QnperWxLB FO1utdHs6fgetYkibY96PzPcpQhPDXkuzjDLKUEQ+QzIihkW5Sgq8sbKCGq2Y/juXETJ v7x73NmSkOufwXxA1ZGFT2OojuVp7qJGYh9yiqFMH1GXhLb/y8dYb9nrB/ICh/EsFQwa +G1g== X-Gm-Message-State: AOAM533KmZNoZl222zrFP/sI0u7hbEEZ29ixNBSeuywEYK6iMLQXoLYx LaalpacYUZQ4JmoPpvIWpcOyxA== X-Received: by 2002:a17:90b:1e03:b0:1dc:5a7d:bba8 with SMTP id pg3-20020a17090b1e0300b001dc5a7dbba8mr1140413pjb.156.1651797962295; Thu, 05 May 2022 17:46:02 -0700 (PDT) Received: from localhost ([2620:15c:202:201:5605:d5cd:699b:1b26]) by smtp.gmail.com with UTF8SMTPSA id w2-20020a1709029a8200b0015e8d4eb28bsm225278plp.213.2022.05.05.17.46.01 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 05 May 2022 17:46:01 -0700 (PDT) Date: Thu, 5 May 2022 17:46:00 -0700 From: Matthias Kaehlcke To: Doug Anderson Cc: Bjorn Andersson , Srinivasa Rao Mandadapu , Andy Gross , Rob Herring , linux-arm-msm , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , LKML , quic_rohkumar@quicinc.com, Srinivas Kandagatla , Stephen Boyd , Judy Hsiao , Venkata Prasad Potturu Subject: Re: [PATCH v12 4/4] arm64: dts: qcom: sc7280-herobrine: Add lpi pinmux properties for CRD 3.0/3.1 Message-ID: References: <1651079383-7665-1-git-send-email-quic_srivasam@quicinc.com> <1651079383-7665-5-git-send-email-quic_srivasam@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, May 05, 2022 at 05:06:08PM -0700, Doug Anderson wrote: > Hi, > > On Wed, May 4, 2022 at 10:07 AM Bjorn Andersson > wrote: > > > > On Fri 29 Apr 11:10 CDT 2022, Doug Anderson wrote: > > > > > Hi, > > > > > > On Thu, Apr 28, 2022 at 5:02 PM Matthias Kaehlcke wrote: > > > > > > > > On Wed, Apr 27, 2022 at 10:39:43PM +0530, Srinivasa Rao Mandadapu wrote: > > > > > Add LPASS LPI pinctrl properties, which are required for Audio > > > > > functionality on herobrine based platforms of rev5+ > > > > > (aka CRD 3.0/3.1) boards. > > > > > > > > > > Signed-off-by: Srinivasa Rao Mandadapu > > > > > Co-developed-by: Venkata Prasad Potturu > > > > > Signed-off-by: Venkata Prasad Potturu > > > > > > > > I'm not super firm in pinctrl territory, a few maybe silly questions > > > > below. > > > > > > > > > arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts | 84 +++++++++++++++++++++++ > > > > > 1 file changed, 84 insertions(+) > > > > > > > > > > diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts b/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts > > > > > index deaea3a..dfc42df 100644 > > > > > --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts > > > > > +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts > > > > > @@ -111,6 +111,90 @@ ap_ts_pen_1v8: &i2c13 { > > > > > * - If a pin is not hooked up on Qcard, it gets no name. > > > > > */ > > > > > > > > > > +&lpass_dmic01 { > > > > > + clk { > > > > > + drive-strength = <8>; > > > > > + }; > > > > > > Ugh, I've been distracted and I hadn't realized we were back to the > > > two-level syntax. Definitely not my favorite for all the reasons I > > > talked about [1]. I guess you took Bjorn's silence to my response to > > > mean that you should switch back to this way? :( > > > > > > Bjorn: can you clarify? > > > > > > > I didn't think through the fact that &mi2s0_state was specified in the > > .dtsi and as such will be partially be overridden by the baord dts. > > > > > > I do prefer the two level style and describing full "states", but as you > > say whenever we provide something that will have to be overwritten it's > > suboptimal. > > > > As such, I think your flattened model is preferred in this case > > How about for future patches we just provided labels at both levels > (I'm not suggesting we churn this patch series more): > > lpass_dmic01_sleep: dmic01-sleep { is the outer label ('lpass_dmic01_sleep') actually needed if we don't intend to replicate the hierarchy? > lpass_dmic01_sleep_clk: clk { > pins = "gpio6"; > function = "dmic1_clk"; > }; > > lpass_dmic01_sleep_data: data { > pins = "gpio7"; > function = "dmic1_data"; > }; > }; > > Then you can in your pinctrl reference you can just reference the > top-level node but boards can override without having to replicate > hierarchy... > > > but it > > makes me dislike the partial definition between the dtsi and dts even > > more (but I don't have any better suggestion). > > One other proposal I'd make is that maybe we should change the rules > about never putting drive strength in the soc.dtsi file. While it > should still be OK for boards to override the drive strength, it seems > like a whole lot of biolerplate code to have every board override > every pin and say that its drive strength is 2. Similarly, if there's > a high speed interface (like eMMC) where a drive strength of 2 is > nonsense for any board, it doesn't seem ridiculous to specify a > default drive strength of something higher in the soc.dtsi file. Indeed, that could make sense. > I would like to say the same thing goes for for pulls, but it's > unfortunately uglier for pulls. :( For instance, nearly everyone has > an external pullup for i2c busses. The strength of the pullup needs to > be tuned for the i2c bus speed and the impedance of the line. Thus, it > would ideally make sense to specify this in the soc.dtsi file. > Unfortunately, if we do that and some board _wants_ to use the > internal pulls (maybe they're running at a really low speed and/or > forgot to add external pulls) then they have to do an ugly > "/delete-property/ bias-disable" because adding the "bias-pull-up" > doesn't delete the other property and you end up with both. :( That > seems bad, so I guess I'd vote to keep banning bias definitions in the > soc.dtsi file. I agree, having to use 'delete-property' to change a pull setting doesn't seem a good idea.