Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp4790145iob; Mon, 9 May 2022 01:30:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyNTLcBBetYcPnnsfv9hD2JjVWNMM7nKgMo6qy2Z0pvRlDRYo4vdqj39zMzhLB1E0WygFaB X-Received: by 2002:aa7:970f:0:b0:50d:301e:e6ce with SMTP id a15-20020aa7970f000000b0050d301ee6cemr15078404pfg.61.1652085008208; Mon, 09 May 2022 01:30:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652085008; cv=none; d=google.com; s=arc-20160816; b=XAtHSF26sCrey/H9mTjcwU3rlzitxLdZBp1PIC43fVQIZslU/VkAD9eSh2UhfdG8/n j1xKMj8+wjrvT6EqgL7krqA0KAG2Q8NdGME+4cRh99KYoiSW+5S5oJFEn4QyqZFrj/Nk dKfe09gaQGV5SiTRVsmHXa2RKi2V8oOnSM1Dn7bu6DqQ+pb8+u+aLw3SKhuUzu9vZ9CM LZ6LHcYMppTyoTf4SOPTbESyiHqqRmahKEpX2Z1eck8b5PBnbRr2BkW6bTWGd4vFVmjj +96r8qj2lqa6PO3vy/DWuAEhTvTedJf2PyCSn4c2l4kiSNIrr3J2X+j5HEtaayxkh8ph SKBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=sQYRm430oplqcxlFQ1xuSslbC2eZ62qLZYNjFRahu6k=; b=IkEQgYqWRBzNvmFSBDpRwemBXa/fFdghHyQIw6zquGPgkFb5lTi9JFegwO/wrQkEm4 3D6rwTQ2Za+W8mvecZro7moDUGlOHaquxRz+ZHEI2xIUQKdNQvumGH7prjyKADNVrUz4 LepTkhSBUhugAbyux97dbiHIxWyl3mF+jy9o3gmKHq3PseSui725d5RxMNyTtyr73OtB hmcfp+Tn+klZhQKHA+6Nx/dQwtUNKg82lKfZ/QRHsguEJrg+PypkN0B9wH0+ZCgrGj5N lz589K4HrBzoRQ0VVsQbXjPiUvxoMP3MABmUKEFLO52HzmqzQi9ACnOwSqyRr3MSGQUv w9Dw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="R/BZoREP"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id h11-20020a63b00b000000b003c278478735si14864034pgf.438.2022.05.09.01.30.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 May 2022 01:30:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="R/BZoREP"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 7DA231C06E6; Mon, 9 May 2022 01:15:57 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1387193AbiEFACW (ORCPT + 99 others); Thu, 5 May 2022 20:02:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35012 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1387105AbiEFABm (ORCPT ); Thu, 5 May 2022 20:01:42 -0400 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 486E56128F for ; Thu, 5 May 2022 16:57:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1651795071; x=1683331071; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=fO8Z/cunSnljRh67cIhZwnOKie+7UxkAbp0EHXuT2pk=; b=R/BZoREPEagQvkn9cTpfdazTWZh+mJ1svF8QIhLuUSTtcClwe8DCJdHy HROzjNKx+tVbDE+f2A9b88/0GlmxtnRfAqp8uCe0X1kfUq8KnKzoIgLzI TNplY29Fd8ew9sD41vB7w5X09sf8qnlTAOAo3+ctvYvueI7txZLsXAie0 ULfsgyecekv0bdBE/zJLr9oOmeLn4EQpaORaIvAmCW1uR3d/yG7t18mH7 v6dug/3Ok02NtAU7Dl5r6jtJhi1nyobTLq9pxKEt5YvDUqs5/GXpZXbFN MWo0Mu0j4xw+d93mqyR55+Co1GiHwuMzRJC0qtJ1xQRhInBFB+xtAYqWN g==; X-IronPort-AV: E=McAfee;i="6400,9594,10338"; a="250283630" X-IronPort-AV: E=Sophos;i="5.91,203,1647327600"; d="scan'208";a="250283630" Received: from orsmga004.jf.intel.com ([10.7.209.38]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 May 2022 16:57:49 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,203,1647327600"; d="scan'208";a="694914361" Received: from ranerica-svr.sc.intel.com ([172.25.110.23]) by orsmga004.jf.intel.com with ESMTP; 05 May 2022 16:57:48 -0700 From: Ricardo Neri To: Thomas Gleixner , x86@kernel.org Cc: Tony Luck , Andi Kleen , Stephane Eranian , Andrew Morton , Joerg Roedel , Suravee Suthikulpanit , David Woodhouse , Lu Baolu , Nicholas Piggin , "Ravi V. Shankar" , Ricardo Neri , iommu@lists.linux-foundation.org, linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org, Ricardo Neri , Suravee Suthikulpanit Subject: [PATCH v6 11/29] iommu/amd: Expose [set|get]_dev_entry_bit() Date: Thu, 5 May 2022 16:59:50 -0700 Message-Id: <20220506000008.30892-12-ricardo.neri-calderon@linux.intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220506000008.30892-1-ricardo.neri-calderon@linux.intel.com> References: <20220506000008.30892-1-ricardo.neri-calderon@linux.intel.com> X-Spam-Status: No, score=-2.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These functions are used to check and set specific bits in a Device Table Entry. For instance, they can be used to modify the setting of the NMIPass field. Currently, these functions are used only for ACPI-specified devices. However, an interrupt is to be allocated with NMI as delivery mode, the Device Table Entry needs modified accordingly in irq_remapping_alloc(). As a first step expose these two functions. No functional changes. Cc: Andi Kleen Cc: "Ravi V. Shankar" Cc: Joerg Roedel Cc: Suravee Suthikulpanit Cc: Stephane Eranian Cc: iommu@lists.linux-foundation.org Cc: linuxppc-dev@lists.ozlabs.org Cc: x86@kernel.org Signed-off-by: Ricardo Neri --- Changes since v5: * Introduced this patch Changes since v4: * N/A Changes since v3: * N/A Changes since v2: * N/A Changes since v1: * N/A --- drivers/iommu/amd/amd_iommu.h | 3 +++ drivers/iommu/amd/init.c | 4 ++-- 2 files changed, 5 insertions(+), 2 deletions(-) diff --git a/drivers/iommu/amd/amd_iommu.h b/drivers/iommu/amd/amd_iommu.h index 1ab31074f5b3..9f3d1564c84e 100644 --- a/drivers/iommu/amd/amd_iommu.h +++ b/drivers/iommu/amd/amd_iommu.h @@ -128,4 +128,7 @@ static inline void amd_iommu_apply_ivrs_quirks(void) { } extern void amd_iommu_domain_set_pgtable(struct protection_domain *domain, u64 *root, int mode); + +extern void set_dev_entry_bit(u16 devid, u8 bit); +extern int get_dev_entry_bit(u16 devid, u8 bit); #endif diff --git a/drivers/iommu/amd/init.c b/drivers/iommu/amd/init.c index b4a798c7b347..823e76b284f1 100644 --- a/drivers/iommu/amd/init.c +++ b/drivers/iommu/amd/init.c @@ -914,7 +914,7 @@ static void iommu_enable_gt(struct amd_iommu *iommu) } /* sets a specific bit in the device table entry. */ -static void set_dev_entry_bit(u16 devid, u8 bit) +void set_dev_entry_bit(u16 devid, u8 bit) { int i = (bit >> 6) & 0x03; int _bit = bit & 0x3f; @@ -922,7 +922,7 @@ static void set_dev_entry_bit(u16 devid, u8 bit) amd_iommu_dev_table[devid].data[i] |= (1UL << _bit); } -static int get_dev_entry_bit(u16 devid, u8 bit) +int get_dev_entry_bit(u16 devid, u8 bit) { int i = (bit >> 6) & 0x03; int _bit = bit & 0x3f; -- 2.17.1