Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp4955645iob; Mon, 9 May 2022 05:42:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwho57TCAexpr0+ri4vuW+V5xMWEf/Ed6peTfIsGOCR4UKuJtN5j3Wo9TKlt0LNYSiavNua X-Received: by 2002:a17:902:cecf:b0:15e:b10a:9f3a with SMTP id d15-20020a170902cecf00b0015eb10a9f3amr16538913plg.118.1652100170424; Mon, 09 May 2022 05:42:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652100170; cv=none; d=google.com; s=arc-20160816; b=pzYiWm/z2zsJ7BUQU+bD2b11zJrtsQ1V8GXs6QWAjONoE/eV6HNnng4IGj/Wd7cs9S ckvKZllMn/AJsgazo2cZuVIFJkdgGxyUK6SmDWgwxVAMCaZyuNary/XQp9V5tYOhW4La fVUvwPpPCNFbjJeetA0Brf6pNcvc2H4a/RG2zRKXUEQXJRoRJZKPj+ZTR0RD3t7UneEY he1Kba8UkcgWD0AswaPiQpbfglSM6kjTZ+ft070Gh8YDC+AZj4jsA4O8GaVirEFApsO4 auZbg+5Vy7HRmgt/87vmIGZJGZ/RlDXGaQLF5Ogmr+h6UYRwlPxgFRP7TJSOO10V418w xMjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=Z+XjtHOGbzQRyccIHGehJaE153B3H8rvJTPKlCLob7Q=; b=QnD1bC312SsJWlRWyqc/kXRGIzOvejc9lWI91Ydi9CfZ7GiqIn9WW84X2Y9zmSl6lI 7+xQdC7Bsv4L8hSwzbjDNYJJYd+woFKM4iCkcSq6eONeRuPG0iMhOc7PJW4OMSibZ2xL sghH8kRhlmnAFXi4epzKQz/5tF3WSjcTbyrRni1VgU9yT84++kgk98i2AFDJOZWdLYK/ WGMkmaumQWkQ0kl+OywUqjQdyCgwaqaTZyc1YWV9RSW56EjauHwBZmtdmI4imMOVwH9/ Wv/h/hLfgLUHXWtArBwzqccYhFn9cDrd6cS1NrKtbwjiIzDtwTJY4lyrCsUoJx+rAZR9 jsyg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=hisilicon.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id bd6-20020a170902830600b0015b3dbc18b3si10679218plb.371.2022.05.09.05.42.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 May 2022 05:42:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=hisilicon.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 967992573F9; Mon, 9 May 2022 05:21:08 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234260AbiEIMYs (ORCPT + 99 others); Mon, 9 May 2022 08:24:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54954 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234227AbiEIMYp (ORCPT ); Mon, 9 May 2022 08:24:45 -0400 Received: from szxga01-in.huawei.com (szxga01-in.huawei.com [45.249.212.187]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3F6052C676; Mon, 9 May 2022 05:20:49 -0700 (PDT) Received: from dggpeml500023.china.huawei.com (unknown [172.30.72.53]) by szxga01-in.huawei.com (SkyGuard) with ESMTP id 4KxgGK363Vzfb9J; Mon, 9 May 2022 20:19:37 +0800 (CST) Received: from [10.67.77.175] (10.67.77.175) by dggpeml500023.china.huawei.com (7.185.36.114) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.24; Mon, 9 May 2022 20:20:47 +0800 Subject: Re: [PATCH 0/2] perf: ARM CoreSight PMU support To: Suzuki K Poulose , Will Deacon , Besar Wicaksono CC: , , , , , , , , , , , Mathieu Poirier References: <20220509002810.12412-1-bwicaksono@nvidia.com> <20220509092843.GB26264@willie-the-truck> <2e5e09f9-b71b-d936-e291-db8f94554b18@arm.com> From: Shaokun Zhang Message-ID: <2f3000b9-6c31-7ef7-46c2-6b7a42fe893b@hisilicon.com> Date: Mon, 9 May 2022 20:20:30 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Thunderbird/78.8.1 MIME-Version: 1.0 In-Reply-To: <2e5e09f9-b71b-d936-e291-db8f94554b18@arm.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 8bit X-Originating-IP: [10.67.77.175] X-ClientProxiedBy: dggems704-chm.china.huawei.com (10.3.19.181) To dggpeml500023.china.huawei.com (7.185.36.114) X-CFilter-Loop: Reflected X-Spam-Status: No, score=-3.0 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,NICE_REPLY_A, RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On 2022/5/9 18:02, Suzuki K Poulose wrote: > Cc: Mike Williams, Mathieu Poirier > > On 09/05/2022 10:28, Will Deacon wrote: >> On Sun, May 08, 2022 at 07:28:08PM -0500, Besar Wicaksono wrote: >>> Add driver support for ARM CoreSight PMU device and event attributes for NVIDIA >>> implementation. The code is based on ARM Coresight PMU architecture and ACPI ARM >>> Performance Monitoring Unit table (APMT) specification below: >>>   * ARM Coresight PMU: >>>          https://developer.arm.com/documentation/ihi0091/latest >>>   * APMT: https://developer.arm.com/documentation/den0117/latest >>> >>> Notes: >>>   * There is a concern on the naming of the PMU device. >>>     Currently the driver is probing "arm-coresight-pmu" device, however the APMT >>>     spec supports different kinds of CoreSight PMU based implementation. So it is >>>     open for discussion if the name can stay or a "generic" name is required. >>>     Please see the following thread: >>>     http://lists.infradead.org/pipermail/linux-arm-kernel/2022-May/740485.html >>> >>> Besar Wicaksono (2): >>>    perf: coresight_pmu: Add support for ARM CoreSight PMU driver >>>    perf: coresight_pmu: Add support for NVIDIA SCF and MCF attribute >>> >>>   arch/arm64/configs/defconfig                  |    1 + >>>   drivers/perf/Kconfig                          |    2 + >>>   drivers/perf/Makefile                         |    1 + >>>   drivers/perf/coresight_pmu/Kconfig            |   10 + >>>   drivers/perf/coresight_pmu/Makefile           |    7 + >>>   .../perf/coresight_pmu/arm_coresight_pmu.c    | 1317 +++++++++++++++++ >>>   .../perf/coresight_pmu/arm_coresight_pmu.h    |  147 ++ >>>   .../coresight_pmu/arm_coresight_pmu_nvidia.c  |  300 ++++ >>>   .../coresight_pmu/arm_coresight_pmu_nvidia.h  |   17 + >>>   9 files changed, 1802 insertions(+) >> >> How does this interact with all the stuff we have under >> drivers/hwtracing/coresight/? > > Absolutely zero, except for the name. The standard > is named "CoreSight PMU" which is a bit unfortunate, > given the only link, AFAIU, with the "CoreSight" architecture > is the Lock Access Register(LAR). For reference, the > drivers/hwtracing/coresight/ is purely "CoreSight" self-hosted > tracing and the PMU is called "cs_etm" (expands to coresight etm). > Otherwise the standard doesn't have anything to do with what > exists already in the kernel. > > That said, I am concerned that the "coresight_pmu" is easily confused > with what exists today. Given that this is more of a "PMU" standard > for the IPs in the Arm world, it would be better to name it as such > avoiding any confusion with the existing PMUs. > > One potential recommendation for the name is, "Arm PMU"  (The ACPI table is named Arm PMU Table). > But then that could be clashing with the armv8_pmu :-(. > > Some of the other options are : > > "Arm Generic PMU" > "Arm Uncore PMU" To be honest, if wants to distinguish from Arm core PMU, the "Uncore PMU" is a better choice just in my opinion. The x86 including Intel and AMD also do the uncore PMU driver and with "uncore_" prefix. Thanks, Shaokun > "Arm PMU" > > Suzuki > >> >> Will > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel > .