Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp5040849iob; Mon, 9 May 2022 07:28:56 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyGGbE0PLSTHROSHpNqxe3TmyclarbpOPJA8z4BVW+eCrmrwxK6yJfxC3lJ4N7wgeiGXuzl X-Received: by 2002:a63:9d49:0:b0:3c6:4106:8796 with SMTP id i70-20020a639d49000000b003c641068796mr13601739pgd.520.1652106536258; Mon, 09 May 2022 07:28:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652106536; cv=none; d=google.com; s=arc-20160816; b=0V1GhYNLic37uvVzvw6hZomqhfEo0RZkthd9dTn1JJNLN/g3SFEWuatcjw1q8lexJY /X3qDHdrtl9w8oBo+WQ6mka11VD357o6330Cu7a+GtETQGMGdBAsKvVn7ltGsGvUgWvG FWLnBxKSDdlHkW65s8wkoS9TkUHbg2wjT7u/e3p91/FCOMfAOIp4BBR3GxbMQmbr78xD O67g6MfW/DEuQXe/WT4OF+HbZvGP1LfL6Vsedgy1VDiWFGpzRfKJIHO5yoDlStSB204v T+/Iwm5nIU6wCiYkTno4FcBPOJYhSxlTqLBNJevbbofRBFEJXKhxdFF2MIepm8lLcRiP CAfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rTfNoX9kEdPQejnvSjJirhueha5qQ4UsRwpjkFcmtsw=; b=tnYUFkAtW7XIYAdk0p1Tv3MVyc/OKFh2zR5VE45Ll25z1TmpbnSQZefVNu4iB9QrdP zw+kO48xM4AYyXKKYu+3jXdtlDWfedr1auWPhhes7XcPlbMxlu/bmly2lfySwgKLC/R5 wiidTqcx53CZAYlm3U9dT8xTPSQOcxapGHTrTht2HgN1ynxx6jI66rWgVh4RRFZYyVo+ xuHaUxEDZcirQbctoAvBPVrWqAByhXs8NqBOCziWWuDmcWnJ1i85hWfRFEHlakHGto9C mVQohKw6WplvER2RC9QcEHwOV63SzVH/is0N4kj4O0m1DYmXpvRLNzo6MzTPVDa9puW9 mXSQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=OPqDEbIO; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id fr8-20020a17090ae2c800b001d990236c87si12615631pjb.55.2022.05.09.07.28.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 May 2022 07:28:56 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=OPqDEbIO; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id E731E248255; Mon, 9 May 2022 07:27:41 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237258AbiEIObR (ORCPT + 99 others); Mon, 9 May 2022 10:31:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35140 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237078AbiEIOat (ORCPT ); Mon, 9 May 2022 10:30:49 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BDE5223727C; Mon, 9 May 2022 07:26:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1652106416; x=1683642416; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Ay28Ni6bJpZaYF+6Yqe25U0v0VrMlnFVPqdlE7UH1O0=; b=OPqDEbIO91p/WymukSbHqpduhdchvUYqZd8n9M0176b6nu8ILl6IIqps yznM55Z8sODFktpIay7CPvgQZhaVONj9LlI+qQe49om8B0bnXjz2H5Ld6 2pL2yXLDbkbPGWA9hvC3tMnti6Iv5JGgleUMNtyiiv+KM0c3hwnyUfMgu W/2m6bhyTVwFp7h+TrXcVPluZIjduh6xG/vRALh5Q3AqIArRVb6kBX0hb XgEkveAaXqdytHSBc3UyHCYrPgrzISQe5692euxJ3FHfX7KPal0OlRFAv fd66/djqTs2UrgB7x/rQU0tVg0ZGg/+Ovbu0SNCkzjUQddmw5FXG9JuZO A==; X-IronPort-AV: E=Sophos;i="5.91,211,1647327600"; d="scan'208";a="162858674" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 09 May 2022 07:26:56 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 9 May 2022 07:26:54 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 9 May 2022 07:26:51 -0700 From: Conor Dooley To: Rob Herring , Krzysztof Kozlowski , Palmer Dabbelt CC: Paul Walmsley , Palmer Dabbelt , Albert Ou , Conor Dooley , Daire McNamara , Cyril Jean , , , , , Arnd Bergmann Subject: [PATCH v5 03/10] riscv: dts: microchip: remove soc vendor from filenames Date: Mon, 9 May 2022 15:26:04 +0100 Message-ID: <20220509142610.128590-4-conor.dooley@microchip.com> X-Mailer: git-send-email 2.35.2 In-Reply-To: <20220509142610.128590-1-conor.dooley@microchip.com> References: <20220509142610.128590-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Having the SoC vendor both as the directory and in the filename adds little. Remove microchip from the filenames so that the files will resemble the other directories in riscv (and arm64). The new names follow a soc-board.dts & soc{,-fabric}.dtsi pattern. Reviewed-by: Heiko Stuebner Signed-off-by: Conor Dooley --- arch/riscv/boot/dts/microchip/Makefile | 2 +- .../microchip/{microchip-mpfs-fabric.dtsi => mpfs-fabric.dtsi} | 0 .../{microchip-mpfs-icicle-kit.dts => mpfs-icicle-kit.dts} | 2 +- .../riscv/boot/dts/microchip/{microchip-mpfs.dtsi => mpfs.dtsi} | 2 +- 4 files changed, 3 insertions(+), 3 deletions(-) rename arch/riscv/boot/dts/microchip/{microchip-mpfs-fabric.dtsi => mpfs-fabric.dtsi} (100%) rename arch/riscv/boot/dts/microchip/{microchip-mpfs-icicle-kit.dts => mpfs-icicle-kit.dts} (98%) rename arch/riscv/boot/dts/microchip/{microchip-mpfs.dtsi => mpfs.dtsi} (99%) diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/dts/microchip/Makefile index 855c1502d912..af3a5059b350 100644 --- a/arch/riscv/boot/dts/microchip/Makefile +++ b/arch/riscv/boot/dts/microchip/Makefile @@ -1,3 +1,3 @@ # SPDX-License-Identifier: GPL-2.0 -dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) += microchip-mpfs-icicle-kit.dtb +dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) += mpfs-icicle-kit.dtb obj-$(CONFIG_BUILTIN_DTB) += $(addsuffix .o, $(dtb-y)) diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-fabric.dtsi b/arch/riscv/boot/dts/microchip/mpfs-fabric.dtsi similarity index 100% rename from arch/riscv/boot/dts/microchip/microchip-mpfs-fabric.dtsi rename to arch/riscv/boot/dts/microchip/mpfs-fabric.dtsi diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts similarity index 98% rename from arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts rename to arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts index c71d6aa6137a..84b0015dfd47 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts @@ -3,7 +3,7 @@ /dts-v1/; -#include "microchip-mpfs.dtsi" +#include "mpfs.dtsi" /* Clock frequency (in Hz) of the rtcclk */ #define RTCCLK_FREQ 1000000 diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv/boot/dts/microchip/mpfs.dtsi similarity index 99% rename from arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi rename to arch/riscv/boot/dts/microchip/mpfs.dtsi index bf21a2edd180..cc3386068c2d 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi +++ b/arch/riscv/boot/dts/microchip/mpfs.dtsi @@ -3,7 +3,7 @@ /dts-v1/; #include "dt-bindings/clock/microchip,mpfs-clock.h" -#include "microchip-mpfs-fabric.dtsi" +#include "mpfs-fabric.dtsi" / { #address-cells = <2>; -- 2.35.2