Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp6179366iob; Tue, 10 May 2022 12:07:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwgcn/AORPv3pVEX7CaIP5Tq6q4wfQDVmuK3Srkenruz5pqSVJugG8Bp+rsfEKaKnRFQyWe X-Received: by 2002:a17:902:e149:b0:15e:bafb:8760 with SMTP id d9-20020a170902e14900b0015ebafb8760mr21930832pla.155.1652209675675; Tue, 10 May 2022 12:07:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652209675; cv=none; d=google.com; s=arc-20160816; b=HJc83OC5UfieaJBepa2/4cAbzJNrrzvnivf2mY5fyZsqAzsJFEAnzEjAtRp6rlCr76 yvZ8xeiFoPCVcDOp0eax2eeC7mGNPoIQCEDBWU1gyly1EswWl6ywXVj7eVXqnKZUKVi2 hjJZrkcStY1y1ckzMPYLHKB0z3ir8My6YbbdCFuXg6cj75nXbQGUtUFtfOjqq3N7BYLk /RMEedpNx2OkqO2QFz0VeZzZ85d1DwDbp0RGNx0p5sA28xFha/2Xk3GiyhYdnzJbUtml oSOkzJxd/otTd6lcUvT3bPFzdmi8cZVrFOGDoyNV25IO8ABxoPEpLHNVQHkzkHzEpwVc WI/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=MsLngjUXg58+QUiz78NfL9kcxxCjJkARUbcTQqWywNg=; b=qhbCoFF1wAVZpOmAhidVzqvLiTArO9cDvTS7CJMn9CbNGHcJ5rRP1v+U+pK51xSTsv NezaFTSd9FxX66KYSFOeW3ltuMxjym6sK9rYUn72XswzMedyMdE+Udgq4h7skDoLmlGW Rd9OfOgA5u21efzzSQFUlvyxjI5LhHmCif1CzuhSWjcOZ9fh5Vbm7RYh6hSSgJiC4Qy8 4/p7RYWf+E2L9pV1z5ChwJnR+5ZQ+nbkjEPphL4rSzkviRot5EhtNVi+ffaM4NrsBjHk hs5q4rwLr8TYLrD5byiO63ac+U3SUdVgO7u+GvIt/zRNskhmRUaFIikkNd2x/dsI0jbd Cn6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=xh6dfnoC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mw9-20020a17090b4d0900b001cb5ca6d2d2si19536pjb.165.2022.05.10.12.07.39; Tue, 10 May 2022 12:07:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=xh6dfnoC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344564AbiEJOW0 (ORCPT + 99 others); Tue, 10 May 2022 10:22:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40916 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S245071AbiEJNrU (ORCPT ); Tue, 10 May 2022 09:47:20 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EF35674DCB; Tue, 10 May 2022 06:34:51 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 8ABB6615C8; Tue, 10 May 2022 13:34:51 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 7874FC385A6; Tue, 10 May 2022 13:34:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1652189691; bh=a+vglSjvJgerjo5OuufcNdtkSYP4EvtSfhPgL1xsPnQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=xh6dfnoCOVSW1wliqc9wu4xTcezPOzV9zfeHp8yqZmM0tnKMTgkk2EpRC8hGJzZM7 Qsr6CbWgk7ViIq4MwCuKgVAhdtmlxZCLhr2b/QeGEtF3JvLhQE43DER+5hs3WTRJ0S Lk5Wq6qZ/6yRD8KwQHJo5ZIvHkAD0+FoCNNaga7Q= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, pali@kernel.org, =?UTF-8?q?Marek=20Beh=FAn?= , Lorenzo Pieralisi , Marc Zyngier Subject: [PATCH 5.15 125/135] PCI: aardvark: Fix setting MSI address Date: Tue, 10 May 2022 15:08:27 +0200 Message-Id: <20220510130743.982347019@linuxfoundation.org> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220510130740.392653815@linuxfoundation.org> References: <20220510130740.392653815@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Pali Roh?r commit 46ad3dc4171b5ee1d12267d70112563d5760210a upstream. MSI address for receiving MSI interrupts needs to be correctly set before enabling processing of MSI interrupts. Move code for setting PCIE_MSI_ADDR_LOW_REG and PCIE_MSI_ADDR_HIGH_REG from advk_pcie_init_msi_irq_domain() to advk_pcie_setup_hw(), before enabling PCIE_CORE_CTRL2_MSI_ENABLE. After this we can remove the now unused member msi_msg, which was used only for MSI doorbell address. MSI address can be any address which cannot be used to DMA to. So change it to the address of the main struct advk_pcie. Link: https://lore.kernel.org/r/20220110015018.26359-12-kabel@kernel.org Fixes: 8c39d710363c ("PCI: aardvark: Add Aardvark PCI host controller driver") Signed-off-by: Pali Roh?r Signed-off-by: Marek Beh?n Signed-off-by: Lorenzo Pieralisi Acked-by: Marc Zyngier Cc: stable@vger.kernel.org # f21a8b1b6837 ("PCI: aardvark: Move to MSI handling using generic MSI support") Signed-off-by: Marek Beh?n Signed-off-by: Greg Kroah-Hartman --- drivers/pci/controller/pci-aardvark.c | 21 +++++++++------------ 1 file changed, 9 insertions(+), 12 deletions(-) --- a/drivers/pci/controller/pci-aardvark.c +++ b/drivers/pci/controller/pci-aardvark.c @@ -277,7 +277,6 @@ struct advk_pcie { raw_spinlock_t msi_irq_lock; DECLARE_BITMAP(msi_used, MSI_IRQ_NUM); struct mutex msi_used_lock; - u16 msi_msg; int link_gen; struct pci_bridge_emul bridge; struct gpio_desc *reset_gpio; @@ -472,6 +471,7 @@ static void advk_pcie_disable_ob_win(str static void advk_pcie_setup_hw(struct advk_pcie *pcie) { + phys_addr_t msi_addr; u32 reg; int i; @@ -560,6 +560,11 @@ static void advk_pcie_setup_hw(struct ad reg |= LANE_COUNT_1; advk_writel(pcie, reg, PCIE_CORE_CTRL0_REG); + /* Set MSI address */ + msi_addr = virt_to_phys(pcie); + advk_writel(pcie, lower_32_bits(msi_addr), PCIE_MSI_ADDR_LOW_REG); + advk_writel(pcie, upper_32_bits(msi_addr), PCIE_MSI_ADDR_HIGH_REG); + /* Enable MSI */ reg = advk_readl(pcie, PCIE_CORE_CTRL2_REG); reg |= PCIE_CORE_CTRL2_MSI_ENABLE; @@ -1179,10 +1184,10 @@ static void advk_msi_irq_compose_msi_msg struct msi_msg *msg) { struct advk_pcie *pcie = irq_data_get_irq_chip_data(data); - phys_addr_t msi_msg = virt_to_phys(&pcie->msi_msg); + phys_addr_t msi_addr = virt_to_phys(pcie); - msg->address_lo = lower_32_bits(msi_msg); - msg->address_hi = upper_32_bits(msi_msg); + msg->address_lo = lower_32_bits(msi_addr); + msg->address_hi = upper_32_bits(msi_addr); msg->data = data->hwirq; } @@ -1341,18 +1346,10 @@ static struct msi_domain_info advk_msi_d static int advk_pcie_init_msi_irq_domain(struct advk_pcie *pcie) { struct device *dev = &pcie->pdev->dev; - phys_addr_t msi_msg_phys; raw_spin_lock_init(&pcie->msi_irq_lock); mutex_init(&pcie->msi_used_lock); - msi_msg_phys = virt_to_phys(&pcie->msi_msg); - - advk_writel(pcie, lower_32_bits(msi_msg_phys), - PCIE_MSI_ADDR_LOW_REG); - advk_writel(pcie, upper_32_bits(msi_msg_phys), - PCIE_MSI_ADDR_HIGH_REG); - pcie->msi_inner_domain = irq_domain_add_linear(NULL, MSI_IRQ_NUM, &advk_msi_domain_ops, pcie);