Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp6211965iob; Tue, 10 May 2022 12:58:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw/sXEdzlze4XE91BlzpQ2mnP+msvjmcd8tMub6AIo8serbruMjcsp+rt8maH84yXUChVuo X-Received: by 2002:a63:e513:0:b0:3ab:a3fb:f100 with SMTP id r19-20020a63e513000000b003aba3fbf100mr17707841pgh.70.1652212719034; Tue, 10 May 2022 12:58:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652212719; cv=none; d=google.com; s=arc-20160816; b=Dwk34z9yTdVkpZXmk/hwdglAi9yTVxYKKRTO4DYvnrBK4nqAajgvrkdhroGIFwE2tt KAplKGAr34Oluucf31zT6Gr2tYassJutm7nCa/J74FUuYVMFpPgkwCvFHDr5VJA/9Kjw bVN97/KFYZ5GJmh+KcrU/TxrlGcMAA0RlY+rf8YRlpX1k5AkPyoSUUV41H+VOILfS/Q0 FYE2/+5pW8URxOXIlSr8KruvRh7mIG3VF+knzKwAPqFw0fJltsYwFxH5hBP2VIFI7ifS qfW979dbd+XUdH4JT5gNooQV5RD6nGO0onyvLfQEM/cfWYfv6yvk1+XRKlK2rEeTX6Tk YOxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=ISaneLk/s+eeD57LB2Y7vYrikDa3dqiiGusktNTzyQs=; b=zj1xXSL5Fwj9QyrhqJxuPr8CooOgIfRxxzeHEDZnngnlExeXsWfg6Euvyg4ZLVWQIK cmHRvHxAyFI0cgc3ZgIdoLqgKyg467NbRhn28bE6qN7FONsnGujjRj0S+PAvPQPUH3Af oICf0JdvzHBfuvE470pEz5PJ0r07vu9tUYcrxWmQoAIdJocopRnUPCqLvmaOmUFW1I1K btGxxwqOOxedkHf9kLCMtiVJDrI4Z5zrSSgwhNsmiHDTjAr9SSIdBk9FX1yECUUh6mZi 1tJBIKDXFJqmXm9bmijIDAn8uUVrrAKCvsQQaFIAjHpU0t8999Ow/eNogFtSQqpSi/Th 4nXg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s7-20020a056a00178700b0050dd820a060si19492883pfg.61.2022.05.10.12.58.23; Tue, 10 May 2022 12:58:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240682AbiEJLMO (ORCPT + 99 others); Tue, 10 May 2022 07:12:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56774 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240719AbiEJLLy (ORCPT ); Tue, 10 May 2022 07:11:54 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C401A1116F1; Tue, 10 May 2022 04:07:51 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 6F2C111FB; Tue, 10 May 2022 04:07:51 -0700 (PDT) Received: from bogus (unknown [10.57.0.250]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 70A193F66F; Tue, 10 May 2022 04:07:48 -0700 (PDT) Date: Tue, 10 May 2022 12:07:42 +0100 From: Sudeep Holla To: Suzuki K Poulose , Besar Wicaksono Cc: Will Deacon , catalin.marinas@arm.com, mark.rutland@arm.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, thanu.rangarajan@arm.com, Michael.Williams@arm.com, treding@nvidia.com, jonathanh@nvidia.com, vsethi@nvidia.com, Mathieu Poirier Subject: Re: [PATCH 0/2] perf: ARM CoreSight PMU support Message-ID: <20220510110742.ievkihggndpms3fn@bogus> References: <20220509002810.12412-1-bwicaksono@nvidia.com> <20220509092843.GB26264@willie-the-truck> <2e5e09f9-b71b-d936-e291-db8f94554b18@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <2e5e09f9-b71b-d936-e291-db8f94554b18@arm.com> X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 09, 2022 at 11:02:23AM +0100, Suzuki K Poulose wrote: > Cc: Mike Williams, Mathieu Poirier > > On 09/05/2022 10:28, Will Deacon wrote: > > On Sun, May 08, 2022 at 07:28:08PM -0500, Besar Wicaksono wrote: > > > Add driver support for ARM CoreSight PMU device and event attributes for NVIDIA > > > implementation. The code is based on ARM Coresight PMU architecture and ACPI ARM > > > Performance Monitoring Unit table (APMT) specification below: > > > * ARM Coresight PMU: > > > https://developer.arm.com/documentation/ihi0091/latest > > > * APMT: https://developer.arm.com/documentation/den0117/latest > > > > > > Notes: > > > * There is a concern on the naming of the PMU device. > > > Currently the driver is probing "arm-coresight-pmu" device, however the APMT > > > spec supports different kinds of CoreSight PMU based implementation. So it is > > > open for discussion if the name can stay or a "generic" name is required. > > > Please see the following thread: > > > http://lists.infradead.org/pipermail/linux-arm-kernel/2022-May/740485.html > > > > > > Besar Wicaksono (2): > > > perf: coresight_pmu: Add support for ARM CoreSight PMU driver > > > perf: coresight_pmu: Add support for NVIDIA SCF and MCF attribute > > > > > > arch/arm64/configs/defconfig | 1 + > > > drivers/perf/Kconfig | 2 + > > > drivers/perf/Makefile | 1 + > > > drivers/perf/coresight_pmu/Kconfig | 10 + > > > drivers/perf/coresight_pmu/Makefile | 7 + > > > .../perf/coresight_pmu/arm_coresight_pmu.c | 1317 +++++++++++++++++ > > > .../perf/coresight_pmu/arm_coresight_pmu.h | 147 ++ > > > .../coresight_pmu/arm_coresight_pmu_nvidia.c | 300 ++++ > > > .../coresight_pmu/arm_coresight_pmu_nvidia.h | 17 + > > > 9 files changed, 1802 insertions(+) > > > > How does this interact with all the stuff we have under > > drivers/hwtracing/coresight/? > > Absolutely zero, except for the name. The standard > is named "CoreSight PMU" which is a bit unfortunate, > given the only link, AFAIU, with the "CoreSight" architecture > is the Lock Access Register(LAR). For reference, the > drivers/hwtracing/coresight/ is purely "CoreSight" self-hosted > tracing and the PMU is called "cs_etm" (expands to coresight etm). > Otherwise the standard doesn't have anything to do with what > exists already in the kernel. > > That said, I am concerned that the "coresight_pmu" is easily confused > with what exists today. Given that this is more of a "PMU" standard > for the IPs in the Arm world, it would be better to name it as such > avoiding any confusion with the existing PMUs. > Thanks Suzuki. I did suggest something similar[1] but asked to retain it so that it can be discussed in the bigger and right forum. > One potential recommendation for the name is, "Arm PMU" (The ACPI table is > named Arm PMU Table). But then that could be clashing with the armv8_pmu > :-(. > > Some of the other options are : > > "Arm Generic PMU" > "Arm Uncore PMU" I wasn't sure on this if there is any restriction on usage of this on Arm and hence didn't make the suggestion. But if allowed, this would be my choice too. -- Regards, Sudeep [1] https://lore.kernel.org/lkml/20220504182633.a3mwuiohfqtjvpep@bogus