Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp6665818iob; Wed, 11 May 2022 02:40:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxxAMqRgy+lVw+7sy3WPVmfl7Gpe9pxzQodspJzJqMokigc3XSpDACP5YUVS/Br7Me9LIcW X-Received: by 2002:a63:1d6:0:b0:3c1:732a:3855 with SMTP id 205-20020a6301d6000000b003c1732a3855mr20246522pgb.571.1652262005051; Wed, 11 May 2022 02:40:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652262005; cv=none; d=google.com; s=arc-20160816; b=iTtd80FHWbjLsetLUdLWn/gROH0PpdO7PtAwNmb71EWtYPmYVrYfgCNl2MG0Kh2qeH bxrSB3Y65SX/VcoDjk4Z6ZuzerBLFeJaduViYovnlrAab+bvnzNI5NcqEIQq7tS7mm0m UsPwVXNECpp0aZrAz/e2SrRPCuxJJU4n20rVmNkz0eB32iTSgoz75GyYVjS4NtdgWF8V y7XxlyQT5Vl14kCBwzVLxlesJAHzMsCBosQ8P0v9JCCY+5VQdob/cfwqneO/JvRIflfu Wn17qXDmxxD1/PFIs+sCxU0ciPIhyZQg5pF78QV1LOAdKj4MOeXVJuLZbKXKUoGPhbDn m06w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=b09YilekUL8m3bYY4OI4I7dPk5TzjvJf3Iq53MB5/Co=; b=AoCRdqYBGcfBpAUf2D6jfGbanaL0pNHS7yYQOr6kn2Z0UdkVlKqmNmLI81joSbMK6q bZIPl7IneqPnr3Oq1PdYnxFtd/RdnCYH9Q5zMno9OZlqQvRuwlszijbHlNvvPXxDrmdV Fe+0ALb0TJbjQqTqPuaYo4UVl0A5qIAf0FuAbEYFDvECIW0C9rMS731bLMqBxBwa96hJ nmk0lBwjgk7ShHfcO5An1aeRYYUtH3XeFHoKN7iSXm2GAb0Pk7uup1abq55F2KPg7fdL 4JWBYcGzHZfHJawwtwjPojxLq+DgeppIC9Uc5eL/fcan1tPfSo8UleOEGCRKaruxepxw Rhzw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=R5oR4wvs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x189-20020a6386c6000000b003aa67a4548dsi1833687pgd.715.2022.05.11.02.39.51; Wed, 11 May 2022 02:40:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=R5oR4wvs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234388AbiEKCan (ORCPT + 99 others); Tue, 10 May 2022 22:30:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50826 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241276AbiEKC3q (ORCPT ); Tue, 10 May 2022 22:29:46 -0400 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3E873219C16 for ; Tue, 10 May 2022 19:29:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1652236185; x=1683772185; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=frV6V5e6eki4023LcoU7tb6ei2BMdOM57Nm1uh2kLPA=; b=R5oR4wvs4PZtmjVaAWeM04vHSgexJjd09A+RYTQagJaIWKRH+Oeh+y5I krO8VGcyANxR0Q+Hp1bKzAHRWmrgTrl/MDtNaxbX6wmyLxhGHLVMp5RBN M+/o/0x6+0zML7pEPvOLexNJfXyUf397Dq1qGxzwJKxFwt1Yr1q9X6XY/ 5H7GPkkXIaNBYaK0O8cMA8EMgNLRbQyFoUUuN+vQCzf2lgH9hJqPrzXZG 7dMqUPnWvHngb4sfS0V1suP1MLWZ29xozgmp/12wis5ndTtlUFwpBLT/r naopg0O5BbmA1NHhArWGGWVjfQwNugl+ws+WlhvJieDYLEb9xe9ntqOq6 Q==; X-IronPort-AV: E=McAfee;i="6400,9594,10343"; a="250093491" X-IronPort-AV: E=Sophos;i="5.91,215,1647327600"; d="scan'208";a="250093491" Received: from orsmga004.jf.intel.com ([10.7.209.38]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 May 2022 19:29:44 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,215,1647327600"; d="scan'208";a="697359194" Received: from black.fi.intel.com ([10.237.72.28]) by orsmga004.jf.intel.com with ESMTP; 10 May 2022 19:29:40 -0700 Received: by black.fi.intel.com (Postfix, from userid 1000) id 6FF5B590; Wed, 11 May 2022 05:28:01 +0300 (EEST) From: "Kirill A. Shutemov" To: Dave Hansen , Andy Lutomirski , Peter Zijlstra Cc: x86@kernel.org, Andrey Ryabinin , Alexander Potapenko , Dmitry Vyukov , "H . J . Lu" , Andi Kleen , Rick Edgecombe , linux-mm@kvack.org, linux-kernel@vger.kernel.org, "Kirill A. Shutemov" Subject: [RFCv2 10/10] x86: Expose thread features status in /proc/$PID/arch_status Date: Wed, 11 May 2022 05:27:51 +0300 Message-Id: <20220511022751.65540-12-kirill.shutemov@linux.intel.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220511022751.65540-1-kirill.shutemov@linux.intel.com> References: <20220511022751.65540-1-kirill.shutemov@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add two lines in /proc/$PID/arch_status to report enabled and locked features. Signed-off-by: Kirill A. Shutemov --- arch/x86/kernel/Makefile | 2 ++ arch/x86/kernel/fpu/xstate.c | 47 --------------------------- arch/x86/kernel/proc.c | 63 ++++++++++++++++++++++++++++++++++++ 3 files changed, 65 insertions(+), 47 deletions(-) create mode 100644 arch/x86/kernel/proc.c diff --git a/arch/x86/kernel/Makefile b/arch/x86/kernel/Makefile index c41ef42adbe8..19dae7a4201b 100644 --- a/arch/x86/kernel/Makefile +++ b/arch/x86/kernel/Makefile @@ -149,6 +149,8 @@ obj-$(CONFIG_UNWINDER_GUESS) += unwind_guess.o obj-$(CONFIG_AMD_MEM_ENCRYPT) += sev.o +obj-$(CONFIG_PROC_FS) += proc.o + ### # 64 bit specific files ifeq ($(CONFIG_X86_64),y) diff --git a/arch/x86/kernel/fpu/xstate.c b/arch/x86/kernel/fpu/xstate.c index 39e1c8626ab9..789a7a1429df 100644 --- a/arch/x86/kernel/fpu/xstate.c +++ b/arch/x86/kernel/fpu/xstate.c @@ -10,8 +10,6 @@ #include #include #include -#include -#include #include #include @@ -1730,48 +1728,3 @@ long fpu_xstate_prctl(struct task_struct *tsk, int option, unsigned long arg2) return -EINVAL; } } - -#ifdef CONFIG_PROC_PID_ARCH_STATUS -/* - * Report the amount of time elapsed in millisecond since last AVX512 - * use in the task. - */ -static void avx512_status(struct seq_file *m, struct task_struct *task) -{ - unsigned long timestamp = READ_ONCE(task->thread.fpu.avx512_timestamp); - long delta; - - if (!timestamp) { - /* - * Report -1 if no AVX512 usage - */ - delta = -1; - } else { - delta = (long)(jiffies - timestamp); - /* - * Cap to LONG_MAX if time difference > LONG_MAX - */ - if (delta < 0) - delta = LONG_MAX; - delta = jiffies_to_msecs(delta); - } - - seq_put_decimal_ll(m, "AVX512_elapsed_ms:\t", delta); - seq_putc(m, '\n'); -} - -/* - * Report architecture specific information - */ -int proc_pid_arch_status(struct seq_file *m, struct pid_namespace *ns, - struct pid *pid, struct task_struct *task) -{ - /* - * Report AVX512 state if the processor and build option supported. - */ - if (cpu_feature_enabled(X86_FEATURE_AVX512F)) - avx512_status(m, task); - - return 0; -} -#endif /* CONFIG_PROC_PID_ARCH_STATUS */ diff --git a/arch/x86/kernel/proc.c b/arch/x86/kernel/proc.c new file mode 100644 index 000000000000..7b2f39031d8a --- /dev/null +++ b/arch/x86/kernel/proc.c @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0-only +#include +#include +#include + +/* + * Report the amount of time elapsed in millisecond since last AVX512 + * use in the task. + */ +static void avx512_status(struct seq_file *m, struct task_struct *task) +{ + unsigned long timestamp = READ_ONCE(task->thread.fpu.avx512_timestamp); + long delta; + + if (!timestamp) { + /* + * Report -1 if no AVX512 usage + */ + delta = -1; + } else { + delta = (long)(jiffies - timestamp); + /* + * Cap to LONG_MAX if time difference > LONG_MAX + */ + if (delta < 0) + delta = LONG_MAX; + delta = jiffies_to_msecs(delta); + } + + seq_put_decimal_ll(m, "AVX512_elapsed_ms:\t", delta); + seq_putc(m, '\n'); +} + +static void dump_features(struct seq_file *m, unsigned long features) +{ + if (features & X86_THREAD_LAM_U48) + seq_puts(m, "lam_u48 "); + if (features & X86_THREAD_LAM_U57) + seq_puts(m, "lam_u57 "); +} + +/* + * Report architecture specific information + */ +int proc_pid_arch_status(struct seq_file *m, struct pid_namespace *ns, + struct pid *pid, struct task_struct *task) +{ + /* + * Report AVX512 state if the processor and build option supported. + */ + if (cpu_feature_enabled(X86_FEATURE_AVX512F)) + avx512_status(m, task); + + seq_puts(m, "Thread_features:\t"); + dump_features(m, task->thread.features); + seq_putc(m, '\n'); + + seq_puts(m, "Thread_features_locked:\t"); + dump_features(m, task->thread.features_locked); + seq_putc(m, '\n'); + + return 0; +} -- 2.35.1