Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp6733098iob; Wed, 11 May 2022 04:19:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwhPfEZX69tZAbPdEQcnblEyxdsy/JgmqUr0z+/B7F1ayetKCqY74uuUtrNay5EMlAgF9BY X-Received: by 2002:a17:907:6d06:b0:6fa:8499:66ce with SMTP id sa6-20020a1709076d0600b006fa849966cemr12128761ejc.718.1652267952792; Wed, 11 May 2022 04:19:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652267952; cv=none; d=google.com; s=arc-20160816; b=NKqNJ5DmyR6ua+sLuxVlAMmsRqTL1rW+oE4jL9iOqGPwekWHOydRyKiC8+tmhJtw+M FCCS+tlDGGNSRdtLLAwDHPl4qZbMq7FyUSexVCe+w09zsU+bH2IzOXWE2iKUTk2FKvXc HBpke5vfP1mxtd1q0VUvnlaTHxHwZ9cnjqfuZDuPWdj6DFrtSZXJ0ixG+NxdCAckYF/c apdcYQFUC0bMYQO3lC++A8UjdknQFb3cL4iHrcPcIkzcE2vkrUM5wIXErf0L14VLOd71 NYbDJ/slaHjaBdbcdfZYySVxr9l/PywqUbgLSeifh0AJsgObEP1vPUipSr2cO6JhAM9T Aadw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=ZJW3c1oll73vVEpJRQM3Po/Xn3VNd8JUP7jveJ1jWzs=; b=htf8FDBwuA51OWsmPua/v8Y4gXUS0P9E7Syiyuqw0U0XPKLIPVrHL7dMasdQ99ZDFq rYij8iBGHjatNEX6Mt9cuhqezjU6FoUhAX63K4wT6Jge4eSSbkRm6lFSTqdsdtsDN7dV ble0Ma1hZXQncVzYXWHwvJodoF8nSfH2K/jzDIIajyuHGBDyCYwo3ps4A+D7VHVXtkJm VDvsr03blWegmc/Svd/ywGDiZjXRGR/fCUXJtPuyUwAwLumhya+QI2kAm9tVppzdEg2E j5xn9dbuTzdzpm6HdDTgejFFISovENONaePM684IWoBNcxkGqkQxSNN27xh1tDXnAEYN pi/Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id kk24-20020a170907767800b006f3891fe17fsi1703160ejc.838.2022.05.11.04.18.44; Wed, 11 May 2022 04:19:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233278AbiEJVPS (ORCPT + 99 others); Tue, 10 May 2022 17:15:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44942 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229834AbiEJVPQ (ORCPT ); Tue, 10 May 2022 17:15:16 -0400 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 171D42944BF; Tue, 10 May 2022 14:15:11 -0700 (PDT) Received: from ip5b412258.dynamic.kabel-deutschland.de ([91.65.34.88] helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1noXCC-0007Ms-0L; Tue, 10 May 2022 23:15:04 +0200 From: Heiko =?ISO-8859-1?Q?St=FCbner?= To: "open list:ARM/Rockchip SoC..." , Philipp Zabel , Peter Geis Cc: Marc Zyngier , PCI , devicetree , arm-mail-list , Linux Kernel Mailing List Subject: Re: [PATCH v9 0/5] Enable rk356x PCIe controller Date: Tue, 10 May 2022 23:15:03 +0200 Message-ID: <2109328.Mh6RI2rZIc@diego> In-Reply-To: References: <20220429123832.2376381-1-pgwipeout@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_NONE, T_SCC_BODY_TEXT_LINE,T_SPF_HELO_TEMPERROR autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Dienstag, 10. Mai 2022, 23:11:18 CEST schrieb Peter Geis: > On Fri, Apr 29, 2022 at 8:38 AM Peter Geis wrote: > > > > This series enables the DesignWare based PCIe controller on the rk356x > > series of chips. We drop the fallback to the core driver due to > > compatibility issues. We reset the PCIe controller at driver probe to > > prevent issues in the future when firmware / kexec leaves the controller > > in an unknown state. We add support for legacy interrupts for cards that > > lack MSI support (which is partially broken currently). We then add the > > device tree nodes to enable PCIe on the Quartz64 Model A. > > Good Evening, > > Just a gentle ping to see if there's anything outstanding here. From my side it looks good. I'll take patches 4+5 once the binding-change from patch1 has been applied to some tree. Heiko > > > > Patch 1 drops the snps,dw,pcie fallback from the dt-binding > > Patch 2 resets the PCIe controller to prevent configuration bugs > > Patch 3 adds legacy interrupt support to the driver > > Patch 4 adds the device tree binding to the rk356x.dtsi > > Patch 5 enables the PCIe controller on the Quartz64-A > > > > Changelog: > > v9: > > - move reset_control_assert out of rockchip_pcie_resource_get > > - fix various formatting mistakes > > - fix a checkpatch warning > > > > v8: > > - add core reset patch > > - simplify IRQ enable/disable functions > > - drop spinlock > > - only enable/disable IRQ requested > > - only pass the IRQ register bits used to irq functions > > > > v7: > > - drop assigned-clocks > > > > v6: > > - fix a ranges issue > > - point to GIC instead of ITS > > > > v5: > > - fix incorrect series (apologies for the v4 spam) > > > > v4: > > - drop the ITS modification, poor compatibility is better than > > completely broken > > > > v3: > > - drop select node from dt-binding > > - convert to for_each_set_bit > > - convert to generic_handle_domain_irq > > - drop unncessary dev_err > > - reorder irq_chip items > > - change to level_irq > > - install the handler after initializing the domain > > > > v2: > > - Define PCIE_CLIENT_INTR_STATUS_LEGACY > > - Fix PCIE_LEGACY_INT_ENABLE to only enable the RC interrupts > > - Add legacy interrupt enable/disable support > > > > > > Peter Geis (5): > > dt-bindings: PCI: Remove fallback from Rockchip DesignWare binding > > PCI: rockchip-dwc: Reset core at driver probe > > PCI: rockchip-dwc: Add legacy interrupt support > > arm64: dts: rockchip: Add rk3568 PCIe2x1 controller > > arm64: dts: rockchip: Enable PCIe controller on quartz64-a > > > > .../bindings/pci/rockchip-dw-pcie.yaml | 12 +- > > .../boot/dts/rockchip/rk3566-quartz64-a.dts | 34 +++++ > > arch/arm64/boot/dts/rockchip/rk356x.dtsi | 52 ++++++++ > > drivers/pci/controller/dwc/pcie-dw-rockchip.c | 119 +++++++++++++++--- > > 4 files changed, 191 insertions(+), 26 deletions(-) > > > > -- > > 2.25.1 > > >