Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp1211804iob; Thu, 12 May 2022 13:51:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzlW8oYMoAQt8ARD8OnVIdF6R1dHywVQ6O2MSsr5o8A6kHx914u8sj6PYn7ghmL8MkRF+TK X-Received: by 2002:a63:b43:0:b0:3db:27ca:55fc with SMTP id a3-20020a630b43000000b003db27ca55fcmr1127498pgl.279.1652388715111; Thu, 12 May 2022 13:51:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652388715; cv=none; d=google.com; s=arc-20160816; b=yZoUUrBU6AU0/y8BHhgN0LK2hShTRMsvs0UUlHBL1C0IAAprq218SwRYPW3QvETvW9 13DsQDhJsLMBE/jF/xCmsZ0I8Y4chpi/z2tFFD/05+kgfPK7YTA0a310lMI94OXuQaQX Fw4lx0HY6hj7EbqZYPVaYqc1QslTpQGeo9N7NzLbQHsvN1eCUFxEaTHVlBr8xHH38Twe 2txXsJmGY1dQ296KRqee9h5uMW80oE2AhgaVIe3IhdMft2YIoUEVom68n2T4kP4jpDo6 aLVKhdmx122tCcW5zHPoqHHnhGd3R5usNAq7LkgUxuc6PjN9C2qTqb4Zawp/0N6pyFo7 ghfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=ZR7HUMI8Yd1xwk7BD+o92Bt4lqO1DXfyuDoVWDh5tgY=; b=sE3q7fPWjk5vgDo3I6qVWNJkiH0RFlTOetLKP++wJ/OaL5oDd/q5loPqTahaiW13xJ GAoa3Nu51fJIUFXq2KTXgimgm8ZHyNP5A12i1VEW9r5nIBwF0oOWeirPp34w70PbjLhp DBlNM0wlLnLsj654tfYFjgKDT+LM5tUnKcDd8Vzzi9PM9A2X+fIv/trQMkIatQ0DpPYF CemSWbIMKUlx7q9DLy9Psux7fFqh7JGQ2ZTAvVAETKeDsA6bNlRFTowCjI2yB8PEMocs oitdkli7t2vpttSqWUIok4AzU2I1/ehuhwp3nL/v7ZdA6RwFABpsk7VPFTkJ3piq9hkj 25lA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wcJz61uN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x30-20020a637c1e000000b003aa494ca6dasi414677pgc.837.2022.05.12.13.51.41; Thu, 12 May 2022 13:51:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wcJz61uN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1356909AbiELRMS (ORCPT + 99 others); Thu, 12 May 2022 13:12:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38958 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1356911AbiELRMJ (ORCPT ); Thu, 12 May 2022 13:12:09 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2A2B3115CA4 for ; Thu, 12 May 2022 10:12:00 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id o69so5784757pjo.3 for ; Thu, 12 May 2022 10:12:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to; bh=ZR7HUMI8Yd1xwk7BD+o92Bt4lqO1DXfyuDoVWDh5tgY=; b=wcJz61uNHHkhwJPa75ZWU9CyanOq6y9sDmyhbNJbeepZmcSXGtQ0HBXm3cdjwJ5+wU k1IL03y0zal44soErhaLiTSGWh+ennuCz5wa+vj2k+J0Q0Pvq03feKdUIQ2zS5SCBkLz EBQ1tuy9UJxjEr7cBYL8caFvA17jwyoQly6p2tdMkVHIhd6OPrV2DBdUcDDfKrimJuW/ kvF5R1euuKgxpi4fJUSaqoQCdh4REvs27/XIWNlJ0FqkoJ8c7389xt5Ksi1okjGYvZbb Z8jnzU42GKyaeBE01bAgxKulial29NvRI2Kmc0/RL51zY/rD+oBBO6M9aeUM6Bhvz7xT VD5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=ZR7HUMI8Yd1xwk7BD+o92Bt4lqO1DXfyuDoVWDh5tgY=; b=kt8Evm7DPjmPNLKp3KLSK7hRFEgst/sPrlmDLGAkP9nqqygfreCRa58kuV+fhky2o4 LZqtTI5vHknwYl5WSHBWI+qOC7r1gD6E0NAjhx6jJtXZ8mT6KEmrjot3GMCCqNZGdwKG OiIMF4wPvUknDg6cYYXK8h0ZgCATfaNFQO093Gdo5tog8UjPAVlhz74pI6AxqzM2LXGQ KMAYBDZ5v2w0ncD66+3sSYtA6bjoKKvMfSSYlZlb3/BM+kAriLOiefipjsoZYSac8KsF JTNn7k7jWnxM2PYPlbPPrlJ47qrBZy0zmTrRGwpaPWyEf2BVRMlYiYK/1FqJgLDsqnyk bqyg== X-Gm-Message-State: AOAM530tja+LbXzOktuLYntQ1bnsihKmxuNZjx0Nay43xVjOC/W9QyOC R/wZQQeFmULeBMrOZRR6ayJC X-Received: by 2002:a17:90b:1689:b0:1d8:28f9:3ba9 with SMTP id kv9-20020a17090b168900b001d828f93ba9mr11795087pjb.56.1652375520325; Thu, 12 May 2022 10:12:00 -0700 (PDT) Received: from thinkpad ([117.202.184.202]) by smtp.gmail.com with ESMTPSA id f18-20020a170902ce9200b0015e8ddeac5dsm125155plg.252.2022.05.12.10.11.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 May 2022 10:11:59 -0700 (PDT) Date: Thu, 12 May 2022 22:41:50 +0530 From: Manivannan Sadhasivam To: Lorenzo Pieralisi Cc: Serge Semin , Jingoo Han , Gustavo Pimentel , Stephen Boyd , Philipp Zabel , Michael Turquette , Bjorn Helgaas , Alexey Malahov , Pavel Parkhomenko , Rob Herring , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Thomas Bogendoerfer , linux-clk@vger.kernel.org, linux-pci@vger.kernel.org, linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v3 0/4] clk: Baikal-T1 DDR/PCIe resets and some xGMAC fixes Message-ID: <20220512171150.GA164627@thinkpad> References: <20220503205722.24755-1-Sergey.Semin@baikalelectronics.ru> <20220512001156.x6kqyhi3vjjpqch6@mobilestation> <20220512152705.GA2506@lpieralisi> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20220512152705.GA2506@lpieralisi> X-Spam-Status: No, score=-0.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_SORBS_WEB,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, May 12, 2022 at 04:27:05PM +0100, Lorenzo Pieralisi wrote: > On Thu, May 12, 2022 at 03:11:56AM +0300, Serge Semin wrote: > > On Tue, May 03, 2022 at 11:57:18PM +0300, Serge Semin wrote: > > > This patchset is an initial one in the series created in the framework > > > of my Baikal-T1 PCIe/eDMA-related work: > > > > > > [1: In-progress v3] clk: Baikal-T1 DDR/PCIe resets and some xGMAC fixes > > > Link: https://lore.kernel.org/linux-pci/20220330144320.27039-1-Sergey.Semin@baikalelectronics.ru/ > > > [2: In-progress v1] PCI: dwc: Various fixes and cleanups > > > Link: https://lore.kernel.org/linux-pci/20220324012524.16784-1-Sergey.Semin@baikalelectronics.ru/ > > > [3: In-progress v1] PCI: dwc: Add dma-ranges/YAML-schema/Baikal-T1 support > > > Link: https://lore.kernel.org/linux-pci/20220324013734.18234-1-Sergey.Semin@baikalelectronics.ru/ > > > [4: In-progress v1] dmaengine: dw-edma: Add RP/EP local DMA controllers support > > > Link: https://lore.kernel.org/linux-pci/20220324014836.19149-1-Sergey.Semin@baikalelectronics.ru/ > > > > > > Since some of the patches in the later patchsets depend on the > > > modifications introduced here, @Lorenzo could you please merge this series > > > through your PCIe subsystem repo? After getting all the required ack'es of > > > course. > > > > > > Short summary regarding this patchset. A few more modifications are > > > introduced here to finally finish the Baikal-T1 CCU unit support up and > > > prepare the code before adding the Baikal-T1 PCIe/xGMAC support. First of > > > all it turned out I specified wrong DW xGMAC PTP reference clock divider > > > in my initial patches. It must be 8, not 10. Secondly I was wrong to add a > > > joint xGMAC Ref and PTP clock instead of having them separately defined. > > > The SoC manual describes these clocks as separate fixed clock wrappers. > > > Finally in order to close the SoC clock/reset support up we need to add > > > the DDR and PCIe interfaces reset controls support. It's done in two > > > steps. First I've moved the reset-controls-related code into a dedicated > > > module. Then the DDR/PCIe reset-control functionality is added. > > > > > > Link: https://lore.kernel.org/linux-pci/20220324010905.15589-1-Sergey.Semin@baikalelectronics.ru/ > > > Changelog v2: > > > - Resubmit the series with adding @Philipp to the list of the recipients. > > > > > > Link: https://lore.kernel.org/linux-pci/20220330144320.27039-1-Sergey.Semin@baikalelectronics.ru/ > > > Changelog v3: > > > - Rebased from v5.17 onto v5.18-rc3. > > > - No comments. Just resend the series. > > > > No comments for more than a week. There were no comments in v1 and v2 > > either. Please at least ack or merge in the series. It would be very > > appreciated to merge it in through one repo with the rest of the > > patchsets before the next merge window. @Bjorn, @Lorenzo, @Michael? > > Hi Sergey, > > these changes affect the clock tree and have to be reviewed and merged > by the respective maintainers if they think the changes can be accepted. > > I don't see any reason why we should, if ACK'ed, take them in the PCI > tree, this series does not apply changes to the PCI tree at all and you > don't need it as a base for future to-be-merged PCI patches either. > > So in short, this series has to go through the usual clock tree review > process. > Yes, Stephen should be the one taking these patches through the clk tree. Also, there is no need to club both pci and clk patches in a single tree. That's usually done for patches with build dependencies, but here there are none. Thanks, Mani > Thanks, > Lorenzo > > > -Sergey > > > > > > > > Signed-off-by: Serge Semin > > > Cc: Alexey Malahov > > > Cc: Pavel Parkhomenko > > > Cc: Rob Herring > > > Cc: "Krzysztof Wilczyński" > > > Cc: Bjorn Helgaas > > > Cc: Thomas Bogendoerfer > > > Cc: linux-clk@vger.kernel.org > > > Cc: linux-pci@vger.kernel.org > > > Cc: linux-mips@vger.kernel.org > > > Cc: linux-kernel@vger.kernel.org > > > > > > Serge Semin (4): > > > clk: baikal-t1: Fix invalid xGMAC PTP clock divider > > > clk: baikal-t1: Define shared xGMAC ref/ptp clocks parent > > > clk: baikal-t1: Move reset-controls code into a dedicated module > > > clk: baikal-t1: Add DDR/PCIe directly controlled resets support > > > > > > drivers/clk/baikal-t1/Kconfig | 12 +- > > > drivers/clk/baikal-t1/Makefile | 1 + > > > drivers/clk/baikal-t1/ccu-div.c | 1 + > > > drivers/clk/baikal-t1/ccu-div.h | 6 + > > > drivers/clk/baikal-t1/ccu-rst.c | 373 ++++++++++++++++++++++++++++ > > > drivers/clk/baikal-t1/ccu-rst.h | 64 +++++ > > > drivers/clk/baikal-t1/clk-ccu-div.c | 102 ++------ > > > include/dt-bindings/reset/bt1-ccu.h | 9 + > > > 8 files changed, 482 insertions(+), 86 deletions(-) > > > create mode 100644 drivers/clk/baikal-t1/ccu-rst.c > > > create mode 100644 drivers/clk/baikal-t1/ccu-rst.h > > > > > > -- > > > 2.35.1 > > > -- மணிவண்ணன் சதாசிவம்