Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp975390iob; Fri, 13 May 2022 18:16:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwb54YmPNQvesXOKygybPF4gLEJYZj1fN2xEmoEj0MIAvAzLikXPeMxOVekGX7eLULZk6x3 X-Received: by 2002:a5d:6643:0:b0:20a:f3a1:2d07 with SMTP id f3-20020a5d6643000000b0020af3a12d07mr6082790wrw.159.1652490996426; Fri, 13 May 2022 18:16:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652490996; cv=none; d=google.com; s=arc-20160816; b=lln3nbBNIjzvysuoN10UyNyuf+obnP0YI0FJcwmIE5pNDNkSbBIbXZcm+cL96mc/RS nXaF6215VVp610Iy6O8AeV1mxvcneQGv4sVN+Kxan7VMM8v1KFS+K82ZTFvi0EpeIaqe M3aRMZfUhxFoix9aVvDYM6QufqegzmtlpLg9y4nSBXK1STFUO1HzsW0viGxIGhgI7zCD LefKjTYaQGUcUYRQmQ1HKIIH1zyGWD6M5+hEM/N8oK5bAoLRtFkFN9lHEvgyzj0rnwdM lXsuEEO/xCJkAmjK6Ejw9rcgHgmQfgBmUl1a/v+b8sbfiuAXpWL+wI/KaZUPvMy/PnpF 30DQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=hPXr8pV9dZF9B1BXNKQfXMsYbL4rZ6nKjrUwBZQ0KMo=; b=xJf32wxryDdeSY/Ykz7vlSQ12nTyCIdOS82vBm1Q0TYKgkwocH4gptgSwBtzykiII4 WV6lWh95aiGcYc/jW61/5+kzZkTpnC0U7xJKPb/dL5BYAO1Y0zvMIcZu8tonPSA5wHfy gmopknKG4myyVulCqibAK43xTWIh++dO2hsPx5hE3y+oT+7wHGM9Asfa6Dahtl3yXBkF WDQ4vsX5nfmRWO/xRmVWeBTupNF+o7Ux8gFirelkXbf/snxSDA2iDr8xXMXbflThMVWB v9ml21YpKF9jYBhlzV7gszoq7jC4+ehtfHfkppRjq/akkcsciTzxeQJAeIA5/MlCtEdG g4Jg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DHMa15fi; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id b8-20020a05600c4e0800b0038ff6a8dd97si3854123wmq.233.2022.05.13.18.16.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 May 2022 18:16:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DHMa15fi; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 968B33B122E; Fri, 13 May 2022 16:47:09 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230038AbiEMWNF (ORCPT + 99 others); Fri, 13 May 2022 18:13:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55488 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229926AbiEMWND (ORCPT ); Fri, 13 May 2022 18:13:03 -0400 Received: from mail-yb1-xb2d.google.com (mail-yb1-xb2d.google.com [IPv6:2607:f8b0:4864:20::b2d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E320C6EB1A for ; Fri, 13 May 2022 15:13:00 -0700 (PDT) Received: by mail-yb1-xb2d.google.com with SMTP id r1so17540350ybo.7 for ; Fri, 13 May 2022 15:13:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=hPXr8pV9dZF9B1BXNKQfXMsYbL4rZ6nKjrUwBZQ0KMo=; b=DHMa15fitu2r/PPB1WyddaTAumAftS6vsCOF9zBC7o5tUDhku++ZAFZdAjLZqkR/4O KX9pgu0nhyXarktf2F7egfxAdIkEjn1nrLIaAu1dscNjoQdsOaEbg9rlVjOSSR/9U+W7 fF9/0uIVsF1CKnclqxUFYK03LSRWHwMpuJQWV03jnnNCj8HLOTb8XQOC03TzlHXrd11e Pvk0073QqoqJT4IY6nBATQGIfOg66LqbvK0hQ3wY6V9R2LkXW3Z7VSxjgZhcZbgicNTf /YHRakDlnlyqJTFdMZcjl4omUdTi+VyA/ZkrWY28MxiBc5wnvSeUXOgDzGII6NX6XYlh iOjQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=hPXr8pV9dZF9B1BXNKQfXMsYbL4rZ6nKjrUwBZQ0KMo=; b=mEm1BeI9OLoErusn95byrr4+JyT89l+qCNG5Zo9/VOE5Ui5ikx3AUcMQvWxt9j70ee udnEBHiVQGEWtGiYTW2XX6HZYfjBRPXFIH2AZCm7hdhgVp6O7iItSMcrOqqeV/4D/tg4 3pcdKFTqLOX++V+yREIwN/JJfG6G5jZqVuL+ow+RYyxWRDMYoJXIafp2mlTv1UYtV+9Z XuQ7RxbobvRrXukAr2I7m1cxwcIoe1v4bekVCgdVFznP5FUzSZog9uii5o+EzjJPDI8r 1GkyQQtnMSf1pB5ptpNdEvmsk4EoA4VmhGypxeov8n2yYPZIV9bYt91u1+9kcv4EE/P1 e8kw== X-Gm-Message-State: AOAM533GCbzU/DyMj2vhVq53tlsHCWhKyOIT+xdhFLx3CW4EEJw0Lo0b ldbaupDBd7PJ4TINPtj/uB7HmhZBJB2h6pOHkB6J7g== X-Received: by 2002:a5b:302:0:b0:64b:a20a:fcd9 with SMTP id j2-20020a5b0302000000b0064ba20afcd9mr4121428ybp.492.1652479980153; Fri, 13 May 2022 15:13:00 -0700 (PDT) MIME-Version: 1.0 References: <20220509050953.11005-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <20220509050953.11005-5-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: <20220509050953.11005-5-prabhakar.mahadev-lad.rj@bp.renesas.com> From: Linus Walleij Date: Sat, 14 May 2022 00:12:48 +0200 Message-ID: Subject: Re: [PATCH v2 4/5] gpio: gpiolib: Add ngirq member to struct gpio_irq_chip To: Lad Prabhakar Cc: Thomas Gleixner , Marc Zyngier , Rob Herring , Krzysztof Kozlowski , Bartosz Golaszewski , Geert Uytterhoeven , Philipp Zabel , linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 9, 2022 at 7:10 AM Lad Prabhakar wrote: > Supported GPIO IRQs by the chip is not always equal to the number of GPIO > pins. For example on Renesas RZ/G2L SoC where it has GPIO0-122 pins but at > a give point a maximum of only 32 GPIO pins can be used as IRQ lines in > the IRQC domain. > > This patch adds ngirq member to struct gpio_irq_chip and passes this as a > size to irq_domain_create_hierarchy()/irq_domain_create_simple() if it is > being set in the driver otherwise fallbacks to using ngpio. > > Signed-off-by: Lad Prabhakar As mentioned in some other patch, try to use .valid_mask for this instead. Yours, Linus Walleij