Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp1002312iob; Fri, 13 May 2022 19:14:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyhJmNhrDK5kvmufvB4v0u73ppPLxC/B8ZXXdprMCXlKPhSEUoXthqpjDnMDYuLP+WP5bVQ X-Received: by 2002:adf:f40c:0:b0:20c:c5e3:7e12 with SMTP id g12-20020adff40c000000b0020cc5e37e12mr5961035wro.1.1652494448383; Fri, 13 May 2022 19:14:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652494448; cv=none; d=google.com; s=arc-20160816; b=s4cxcT+toYsZ71RNKBj606x0nTcggfL72VCyE1toCRKPoruA0QtVXZWai3kJqjUAyo Vy0+M8Dir5hZvsPgzh16EwTQ850jUlFIxj8DpyVa9jizVyTPMe1GOvyIqLFlbTgeMmCF etlZagt9x1lfh+TcskfQaYzhSAD1XG7xcubSbe+DB/lgF3qFhPQogG5pca10o7AqeAsy schId5FjdkWl+kFtSQGEPjnjCP/hPfAzRnhTaX6XtSV89LaEmdx1YxeNhCdzHLchP3Cq 4iqiFz2oKX5NRm9jr+jIlbYMlEJfTPqwvHXEudMDTa+1W5zS+3FunTHyRz9Yx3n7ZSEI LHZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=2r8LlMY/L/pVT9GNoIX6W6UvcdRsNWQcsMHoYfGNY60=; b=pjKb+2KABO4Hpn4uqdJ1fYql8s5SETU/g8ZzX6ERubezinbY6mIAM51iMndcao+uCH +tMJLNd3UiAtrVEH48Xoxq0WhsZnF6x1MUQ1Pq55O0M4AmYE7jRktHdv9DmNJuTaFZZU 6zgwGz3iyzcDdzGasJAphDPz+dkOvl4R3t4+79TAdnjm8XY1qWqiTJTzXF2BSu8qRvxj B0EL9AuqIpBX5QlTsQ0jw/0oJ7XlRNXTe3nYXk3q67lb+wl0aq9E0WmJ2gRfxcK73IJN KXxSaNSQdv0embVIUatcPCtjEDdGENhjrSACXGObe+3SPqrbK73bv7IdpqgyUF4m1Ri9 ErQg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="vFEdtZy/"; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id f24-20020a7bcd18000000b003944f23fcdesi6417118wmj.226.2022.05.13.19.14.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 May 2022 19:14:08 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="vFEdtZy/"; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 592264A2068; Fri, 13 May 2022 17:31:54 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1351110AbiEMUrV (ORCPT + 99 others); Fri, 13 May 2022 16:47:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44038 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1380512AbiEMUrS (ORCPT ); Fri, 13 May 2022 16:47:18 -0400 Received: from mail-yb1-xb30.google.com (mail-yb1-xb30.google.com [IPv6:2607:f8b0:4864:20::b30]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DCA5725B05C for ; Fri, 13 May 2022 13:47:15 -0700 (PDT) Received: by mail-yb1-xb30.google.com with SMTP id o130so1722384ybc.8 for ; Fri, 13 May 2022 13:47:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=2r8LlMY/L/pVT9GNoIX6W6UvcdRsNWQcsMHoYfGNY60=; b=vFEdtZy/OcImmh0aLEoSN3eO0UzqIV3jtOiDPVIkJxdmXPcXeuQuh8REuqrhs6dCvo ZuVfSZl1qfGip70Vnoc+yWC5WRFyQWK+m50z4wox1sl4k9ExUn5Y0tAlWePJo+CgnyJl L+aZbjHq/NfJTXizYWwINpTjTXaOXy8zVAYgonfnChD3FAwIs9jepIiqX63YEOV9GJNb Rmwru2kgDh1oN86M5MnWF1fPclRz+cU+d+kiLuTUC4+acjTedG7VjzRQVtuWm5QffOXM ZPryuuwHnNj/dki+OMoD+haau/V+Yjpb6UJPuG2PlKSr4jeLFFRt9f4t+3/GUlrwWCm+ 7+Wg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=2r8LlMY/L/pVT9GNoIX6W6UvcdRsNWQcsMHoYfGNY60=; b=wBupu5XG9EL+8+HkN01+dtgNcdquVkVc0kLDfIWwAIys8/OvEiPp2KAgo8+4MKuOjY lJE9BRRR6GN9gPFRbQiTpfPalBH0HzlwsfYEHn2E9Y2bjLVoI3JLybAHU0yy6llniF3z HnBurg828D2iPkZTzwJk0LuO3PcQsgh6wEudq+TBiqyyMwW3+YEoBJL6sNosNo5P3sUS MB1sjXbt/9ctPQxkADNPWX7tEEP2nKmcBBsTUPdBQUDmmrh1ddnBcl12zVLmIXIAM3/l p25IXVJNBLbm9gVrCBE9ZMBot6sE3XolD8jtc42bj9kJLWGsGxreSNpSDgZywjXLKYHh 63mA== X-Gm-Message-State: AOAM532Yo/2YtvUnHSPxKo9KUBo3IxO1VU2Zs+TcyLL3I/6/XKrZXNXt HQVN+K4JbwxXsqZUQeXRbKUk8GJQRCDcyMSe6L4bmw== X-Received: by 2002:a25:e684:0:b0:645:d429:78e9 with SMTP id d126-20020a25e684000000b00645d42978e9mr6944743ybh.369.1652474835095; Fri, 13 May 2022 13:47:15 -0700 (PDT) MIME-Version: 1.0 References: <20220511183210.5248-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <20220511183210.5248-5-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: <20220511183210.5248-5-prabhakar.mahadev-lad.rj@bp.renesas.com> From: Linus Walleij Date: Fri, 13 May 2022 22:47:04 +0200 Message-ID: Subject: Re: [PATCH v3 4/5] gpio: gpiolib: Add ngirq member to struct gpio_irq_chip To: Lad Prabhakar Cc: Geert Uytterhoeven , Thomas Gleixner , Marc Zyngier , Rob Herring , Krzysztof Kozlowski , Bartosz Golaszewski , Philipp Zabel , linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, Phil Edworthy , Biju Das , Prabhakar Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, May 11, 2022 at 8:32 PM Lad Prabhakar wrote: > Supported GPIO IRQs by the chip is not always equal to the number of GPIO > pins. For example on Renesas RZ/G2L SoC where it has GPIO0-122 pins but at > a give point a maximum of only 32 GPIO pins can be used as IRQ lines in > the IRQC domain. > > This patch adds ngirq member to struct gpio_irq_chip and passes this as a > size to irq_domain_create_hierarchy()/irq_domain_create_simple() if it is > being set in the driver otherwise fallbacks to using ngpio. > > Signed-off-by: Lad Prabhakar As Geert says, I think you can just use .valid_mask for this, what do you say? Yours, Linus Walleij