Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp1056153iob; Fri, 13 May 2022 21:22:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzKbB3Yv2H8DVtY7dNpl3qPPHEG2dzTnKLItl71oxaWCBQfX9lyomIpj/JwGBxwsEoi2yMZ X-Received: by 2002:a05:600c:1d9f:b0:394:7a51:cb8b with SMTP id p31-20020a05600c1d9f00b003947a51cb8bmr7274758wms.163.1652502178875; Fri, 13 May 2022 21:22:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652502178; cv=none; d=google.com; s=arc-20160816; b=ZBLFQbcIq6nJDPb/hunFgoLfW8+yYLgXRPWOK6oRC6i4wxEudtG13ir6jJbYLlKS4h 7hLeB/+S1/OkFCq8IymjcAIA5qfg5ST5N9AjdsTCJb7pWiYSpel0zLwP1mBypfvhssUW LG8L+rRFmiMpkyn2Mlynr5RaLxkLrsXmIICXbvgtEWQengwUT7cpa2ffDs3STTa4YOq6 W6qCYkDrImVtFVhIoQiYYL73Kp+utb4mXS11wZvke8ommE+A58+mSCd9lqAWuigs8Xx0 EVH7655P+3clHnu6EW47LNAU5xHVlLswqXJ1k89y3UcdTcSHdntYQFwWGvY5EJXs+ya2 bUag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=/ZNA/xQuVdfUe+10TEqmS7snMHIzJThni7vosuCQhGI=; b=YYM679Fc7XfWKjvJddI+sYv98GcsI6iSm5+9yZNJWFtTMQMy0FOqokrtx+gQb4Pe1i WvjD1jeIcWV98ejn06o88LZPtVoeA1I8B0MR+wnSjU7xeQPhgqPY0Uhbdp3wPYEHFnP8 jRbMFZ0AxDCi2fTfomdtr27z14dtTAvfiCq+yMCP1NvN+A4G+6+O/Pk1t9l+UOsn3CLY evMaag4o8iqEotSKuT3+j6rTSAIMDr99iJHgRtEoHODl+ZRng8ycdS0hdWIOHWrNowVR BvnHjUft9lwrEjVV8AOKurpRHSBBHU4JLczukxC4kGryy8VjJ1NfqfCXNTvQ0RB8OxgZ 9m9Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=nuVVgWWp; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id az35-20020a05600c602300b0038cd677cbf4si4239762wmb.229.2022.05.13.21.22.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 May 2022 21:22:58 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=nuVVgWWp; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id AEB1E50AAC6; Fri, 13 May 2022 17:53:07 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343697AbiEMXBh (ORCPT + 99 others); Fri, 13 May 2022 19:01:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36886 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231489AbiEMXBg (ORCPT ); Fri, 13 May 2022 19:01:36 -0400 Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 238F65DBFF for ; Fri, 13 May 2022 16:01:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1652482888; x=1684018888; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=MTfC/9EMbaMrK28PPc/w3328k2eO4ywXQYc/ZS6xQT4=; b=nuVVgWWpOj6T7dnV+vUDsqsaUr14pvYhkRKx3tEHxvTo474UM3uHFOGh XuZpnx11NYEGIIyWnpadhNCbrcZuOpCoPH4dK6gfnsN8gMo+OUzY4e4cw B3gGWr8MUtGxYxZl1qrR53z470sFCgTiiiv4xEtntTG5rRISEZa5qbUJI gNpZgTms43w+CklDkbYfzHIvv/Ssmxr49vGnQtAckltDD00hfF8LxpKAM PatfCpxYXomLe3wuf487+8aZW5KFdyLfBNCpXcZerhGzgpaI5uaCZ+7+y kLxBNQp3CwcQeoC1sab3A0pMGQIs8rNVUVVsoeidzd1aogXjvlCvxKFRt A==; X-IronPort-AV: E=McAfee;i="6400,9594,10346"; a="250338161" X-IronPort-AV: E=Sophos;i="5.91,223,1647327600"; d="scan'208";a="250338161" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 May 2022 16:01:27 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,223,1647327600"; d="scan'208";a="659311031" Received: from black.fi.intel.com ([10.237.72.28]) by FMSMGA003.fm.intel.com with ESMTP; 13 May 2022 16:01:24 -0700 Received: by black.fi.intel.com (Postfix, from userid 1000) id E0917A8; Sat, 14 May 2022 02:01:23 +0300 (EEST) Date: Sat, 14 May 2022 02:01:23 +0300 From: "Kirill A. Shutemov" To: Alexander Potapenko Cc: Dave Hansen , Thomas Gleixner , Peter Zijlstra , Dave Hansen , Andy Lutomirski , the arch/x86 maintainers , Dmitry Vyukov , "H . J . Lu" , Andi Kleen , Rick Edgecombe , Linux Memory Management List , LKML Subject: Re: [RFCv2 00/10] Linear Address Masking enabling Message-ID: <20220513230123.wmb4ia3r72snfpwj@black.fi.intel.com> References: <20220511022751.65540-1-kirill.shutemov@linux.intel.com> <20220511064943.GR76023@worktop.programming.kicks-ass.net> <20bada85-9203-57f4-2502-57a6fd11f3ea@intel.com> <875ymav8ul.ffs@tglx> <55176b79-90af-4a47-dc06-9f5f2f2c123d@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-2.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, May 13, 2022 at 01:07:43PM +0200, Alexander Potapenko wrote: > On Thu, May 12, 2022 at 11:51 PM Dave Hansen wrote: > > > > On 5/12/22 12:39, Thomas Gleixner wrote: > > >> It's OK for a debugging build that runs on one kind of hardware. But, > > >> if we want LAM-using binaries to be portable, we have to do something > > >> different. > > >> > > >> One of the stated reasons for adding LAM hardware is that folks want to > > >> use sanitizers outside of debugging environments. To me, that means > > >> that LAM is something that the same binary might run with or without. > > > On/off yes, but is there an actual use case where such a mechanism would > > > at start time dynamically chose the number of bits? > > > > I'd love to hear from folks doing the userspace side of this. Will > > userspace be saying: "Give me all the bits you can!". Or, will it > > really just be looking for 6 bits only, and it doesn't care whether it > > gets 6 or 15, it will use only 6? > > (speaking more or less on behalf of the userspace folks here) > I think it is safe to assume that in the upcoming year or two HWASan > will be fine having just 6 bits for the tags on x86 machines. > We are interested in running it on kernels with and without > CONFIG_X86_5LEVEL=y, so U48 is not an option in some cases anyway. Just to be clear: LAM_U48 works on machine with 5-level paging enabled as long as the process doesn't map anything above 47-bit. -- Kirill A. Shutemov