Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp3466264iob; Tue, 17 May 2022 00:04:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwP3Jz9aqAYvF5+tN3PLXLK15yx5eILGE5ww8xDSXXJ3hSdZ64bSvfZ94DuuGhZ2cSavmCy X-Received: by 2002:a17:906:6a1c:b0:6f4:b0e0:2827 with SMTP id qw28-20020a1709066a1c00b006f4b0e02827mr17972104ejc.249.1652771071863; Tue, 17 May 2022 00:04:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652771071; cv=none; d=google.com; s=arc-20160816; b=IsZf9hGy7Ej63GMdru85JrjQaURmUmhypTvHKKdvriFZIRKIFlDbXbnO43ZmWq/T0U D3bGrnf1eJArGv3PyHi7hDR9FAOSdH+vNmozHEAcmAyZafjfNACogieg14YzyovvgVNy r3GriDBOySj5ei+axcp/eoA8JmcD+80odM6TSyi69+Jg8YnwokSgFFiml5JxJVYJhBxn Ddx/huc7+3+Ha4fyhEZMTJY+AIBhajaYCPF9geqit2x3McAJjy5T7C0GmDVv0oxB1Pu1 Jy/Ge20dwMAh8UDhpBK1D0QfcFqcg6B0sEro972kDbCwi8zgLYNmlQf1XuoVAJ99T4P5 lPkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=j11zjpvQkEtbXgUTZtBiIzb6ku8hA9hQjcDZ3AFHUT4=; b=fdbMX7d+SvRE09QFn1mrzRj+O/osOIX3mcI1HK5pxVVlFZNHCSzxRSaNflYGM7zWST iXABgOgf9JK93oCc+v0EM2fWVO/OIJZBYDLuqCWW1kt8JHDO8u5Uu7eYnf4+JbkvlL+8 V1qyS9t92pmstz/+mA71o1fFdG2DP5B/ieQmGVlgByIyl+UlrwTiW0/2RZYRDpKEbssr N0WA67rl9SfIDIpajGvIQWU5F01viVTfeRR1BnWEH8fGSxeELDcjea5MKhqaiHZH3REw PH5gsehJUgmHY0tgIzMrFBrHEDlevk9skZswjiG+bYt/S0B79vzakw8TqbkWFUNETffM 1HaA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=huawei.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id co21-20020a0564020c1500b0042aba7d5a05si3500157edb.406.2022.05.17.00.04.04; Tue, 17 May 2022 00:04:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=huawei.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238656AbiEQB5c (ORCPT + 99 others); Mon, 16 May 2022 21:57:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33156 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238216AbiEQB5V (ORCPT ); Mon, 16 May 2022 21:57:21 -0400 Received: from szxga03-in.huawei.com (szxga03-in.huawei.com [45.249.212.189]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6238D13F3F; Mon, 16 May 2022 18:57:20 -0700 (PDT) Received: from kwepemi100001.china.huawei.com (unknown [172.30.72.54]) by szxga03-in.huawei.com (SkyGuard) with ESMTP id 4L2Jyw5mJqzCsjB; Tue, 17 May 2022 09:52:24 +0800 (CST) Received: from kwepemm600003.china.huawei.com (7.193.23.202) by kwepemi100001.china.huawei.com (7.221.188.215) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.24; Tue, 17 May 2022 09:57:18 +0800 Received: from [10.67.101.67] (10.67.101.67) by kwepemm600003.china.huawei.com (7.193.23.202) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.24; Tue, 17 May 2022 09:57:17 +0800 Subject: Re: [PATCH v8 5/8] perf tool: Add support for HiSilicon PCIe Tune and Trace device driver To: Jonathan Cameron , Yicong Yang CC: , , , , , , , , , , , , , , , , , , , , , , , , References: <20220516125223.32012-1-yangyicong@hisilicon.com> <20220516125223.32012-6-yangyicong@hisilicon.com> <20220516152022.00001ab9@Huawei.com> From: "liuqi (BA)" Message-ID: <3b952043-53a0-b15e-47bb-e4680c1860c9@huawei.com> Date: Tue, 17 May 2022 09:57:17 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:68.0) Gecko/20100101 Thunderbird/68.6.0 MIME-Version: 1.0 In-Reply-To: <20220516152022.00001ab9@Huawei.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit X-Originating-IP: [10.67.101.67] X-ClientProxiedBy: dggems702-chm.china.huawei.com (10.3.19.179) To kwepemm600003.china.huawei.com (7.193.23.202) X-CFilter-Loop: Reflected X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,NICE_REPLY_A, RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2022/5/16 22:20, Jonathan Cameron wrote: > On Mon, 16 May 2022 20:52:20 +0800 > Yicong Yang wrote: > >> From: Qi Liu >> >> HiSilicon PCIe tune and trace device (PTT) could dynamically tune >> the PCIe link's events, and trace the TLP headers). >> >> This patch add support for PTT device in perf tool, so users could >> use 'perf record' to get TLP headers trace data. >> >> Signed-off-by: Qi Liu >> Signed-off-by: Yicong Yang > > One query inline. > > >> diff --git a/tools/perf/arch/arm/util/auxtrace.c b/tools/perf/arch/arm/util/auxtrace.c >> index 384c7cfda0fd..297fffedf45e 100644 >> --- a/tools/perf/arch/arm/util/auxtrace.c >> +++ b/tools/perf/arch/arm/util/auxtrace.c > > ... > >> static struct perf_pmu *find_pmu_for_event(struct perf_pmu **pmus, >> int pmu_nr, struct evsel *evsel) >> { >> @@ -71,17 +120,21 @@ struct auxtrace_record >> { >> struct perf_pmu *cs_etm_pmu = NULL; >> struct perf_pmu **arm_spe_pmus = NULL; >> + struct perf_pmu **hisi_ptt_pmus = NULL; >> struct evsel *evsel; >> struct perf_pmu *found_etm = NULL; >> struct perf_pmu *found_spe = NULL; >> + struct perf_pmu *found_ptt = NULL; >> int auxtrace_event_cnt = 0; >> int nr_spes = 0; >> + int nr_ptts = 0; >> >> if (!evlist) >> return NULL; >> >> cs_etm_pmu = perf_pmu__find(CORESIGHT_ETM_PMU_NAME); >> arm_spe_pmus = find_all_arm_spe_pmus(&nr_spes, err); >> + hisi_ptt_pmus = find_all_hisi_ptt_pmus(&nr_ptts, err); >> >> evlist__for_each_entry(evlist, evsel) { >> if (cs_etm_pmu && !found_etm) >> @@ -89,9 +142,13 @@ struct auxtrace_record >> >> if (arm_spe_pmus && !found_spe) >> found_spe = find_pmu_for_event(arm_spe_pmus, nr_spes, evsel); >> + >> + if (arm_spe_pmus && !found_spe) > > if (hisi_ptt_pmus && !found_ptt) ? > > Otherwise, I'm not sure what the purpose of the checking against spe is. > yes...it's a typo here, thanks for the reminder! Qi >> + found_ptt = find_pmu_for_event(hisi_ptt_pmus, nr_ptts, evsel); >> } >> >> free(arm_spe_pmus); >> + free(hisi_ptt_pmus); >> >> if (found_etm) >> auxtrace_event_cnt++; >> @@ -99,6 +156,9 @@ struct auxtrace_record >> if (found_spe) >> auxtrace_event_cnt++; >> >> + if (found_ptt) >> + auxtrace_event_cnt++; >> + >> if (auxtrace_event_cnt > 1) { >> pr_err("Concurrent AUX trace operation not currently supported\n"); >> *err = -EOPNOTSUPP; >> @@ -111,6 +171,9 @@ struct auxtrace_record >> #if defined(__aarch64__) >> if (found_spe) >> return arm_spe_recording_init(err, found_spe); >> + >> + if (found_ptt) >> + return hisi_ptt_recording_init(err, found_ptt); >> #endif >> > . >