Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp3677748iob; Tue, 17 May 2022 05:17:07 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxxiQwJvJDieyVwq04tI9LOCg+wURKR7YS4CTXQLG/Ya4BVoUkmA1+OD3XHkaX40Omnx2Ht X-Received: by 2002:a17:90b:1651:b0:1dc:aec3:c17 with SMTP id il17-20020a17090b165100b001dcaec30c17mr24573909pjb.43.1652789827691; Tue, 17 May 2022 05:17:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652789827; cv=none; d=google.com; s=arc-20160816; b=lQosqIp+lbPWMVN9+FdB3dxYBt1LYbDNMAUl7/Tzfu1awONbXzPtJFb3MFQ7AUELPc nqWkE44ws+P5J72dTwQVAWF/vnxwAWtiobg5gkJYpDLIb4p5YFcNLwYsXDz2Pssk6Khd Ay2tS0ACZBLWp0VKdO2V6B6YRj4myrUHWoEzZg28+/E7wBiSep+0WqY5It8BMdoHDewz eDelpqs0mWFaJH2wYMIvzZCNcFH5wCjP3/gSK2N5oXI30DBhJo+rBUY5rIc5b7w83btb lccSUCUh6lPNTl6M8c/NJBfQxw+664XleF4DWadqPwtmTtUrBNQpXUyF/Hy/ZklmwQmg r13g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:references :cc:to:from:content-language:subject:user-agent:mime-version:date :message-id:dkim-signature; bh=53ovrJ9ToP5l6MwG2UmW5ihYNL1BQkaPB4wMCHxJBjI=; b=0PXdrm5ZOQw6k2/Ew+xst6h6eHvEJzrHajSDKjCpNlPw+d1xuB3hT9l7UXeGpYetaF Mmn2doyG1fijbH/iAT1PS8r8ADfZIrGHvWevPYY8AouTHdFjov0c4JD0JJACWj569osF A7sK6qGBBgdcIEslqa09nnfwmAup/L8jBVWddj2I/v4e8BViHKQrLBynCRfdzKEGwcXM iNHmZ2Sy5nCk98LKzzQY7NChdyj+4ca49mKBLn118iR0pZyD4wMCK7UKN4yWyN2/WNpB 9sK1rBS7pD6k9xRtQtdNTpqi37L1nb9WOvyZ7WfgB/h9mAZ8AHBrx1gssYuSZ92nDcDL fVuQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=vQ+KhotW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ls17-20020a17090b351100b001dc069321b0si549pjb.161.2022.05.17.05.16.53; Tue, 17 May 2022 05:17:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=vQ+KhotW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240012AbiEQGmC (ORCPT + 99 others); Tue, 17 May 2022 02:42:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47736 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231146AbiEQGl6 (ORCPT ); Tue, 17 May 2022 02:41:58 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 94C2D1ADAE; Mon, 16 May 2022 23:41:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1652769717; x=1684305717; h=message-id:date:mime-version:subject:from:to:cc: references:in-reply-to:content-transfer-encoding; bh=53ovrJ9ToP5l6MwG2UmW5ihYNL1BQkaPB4wMCHxJBjI=; b=vQ+KhotWMp1s5znTPFkE247zMnfc+o19xQtCOOJpNI95zAOYsvRvUyfn 6rW3+OKtWX+4WMUODo0XV0yesGKM7+a/LpBRrZSJ2quFoac2Uy98oIxiV xoMQ1y20azHHI1Pu8rEHLnB5i0ZYj3P7tFNcjY8DIAXuk1rLhVy9F6oRR Y=; Received: from unknown (HELO ironmsg04-sd.qualcomm.com) ([10.53.140.144]) by alexa-out-sd-01.qualcomm.com with ESMTP; 16 May 2022 23:41:57 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg04-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2022 23:41:57 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Mon, 16 May 2022 23:41:56 -0700 Received: from [10.50.12.117] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Mon, 16 May 2022 23:41:53 -0700 Message-ID: Date: Tue, 17 May 2022 12:11:49 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.6.1 Subject: Re: [PATCHv14 5/9] lib: Add register read/write tracing support Content-Language: en-US From: Sai Prakash Ranjan To: , CC: , , , , , , , , References: <9827bae40f6f319f294d06859c9e3c7442f067f2.1651663123.git.quic_saipraka@quicinc.com> <9c8558fa-223b-7f62-2a3a-67780af782ef@quicinc.com> In-Reply-To: <9c8558fa-223b-7f62-2a3a-67780af782ef@quicinc.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 5/11/2022 9:21 AM, Sai Prakash Ranjan wrote: > On 5/4/2022 4:58 PM, Sai Prakash Ranjan wrote: >> From: Prasad Sodagudi >> >> Generic MMIO read/write i.e., __raw_{read,write}{b,l,w,q} accessors >> are typically used to read/write from/to memory mapped registers >> and can cause hangs or some undefined behaviour in following few >> cases, >> >> * If the access to the register space is unclocked, for example: if >>    there is an access to multimedia(MM) block registers without MM >>    clocks. >> >> * If the register space is protected and not set to be accessible from >>    non-secure world, for example: only EL3 (EL: Exception level) access >>    is allowed and any EL2/EL1 access is forbidden. >> >> * If xPU(memory/register protection units) is controlling access to >>    certain memory/register space for specific clients. >> >> and more... >> >> Such cases usually results in instant reboot/SErrors/NOC or interconnect >> hangs and tracing these register accesses can be very helpful to debug >> such issues during initial development stages and also in later stages. >> >> So use ftrace trace events to log such MMIO register accesses which >> provides rich feature set such as early enablement of trace events, >> filtering capability, dumping ftrace logs on console and many more. >> >> Sample output: >> >> rwmmio_write: __qcom_geni_serial_console_write+0x160/0x1e0 width=32 val=0xa0d5d addr=0xfffffbfffdbff700 >> rwmmio_post_write: __qcom_geni_serial_console_write+0x160/0x1e0 width=32 val=0xa0d5d addr=0xfffffbfffdbff700 >> rwmmio_read: qcom_geni_serial_poll_bit+0x94/0x138 width=32 addr=0xfffffbfffdbff610 >> rwmmio_post_read: qcom_geni_serial_poll_bit+0x94/0x138 width=32 val=0x0 addr=0xfffffbfffdbff610 >> >> Signed-off-by: Prasad Sodagudi >> Co-developed-by: Sai Prakash Ranjan >> Signed-off-by: Sai Prakash Ranjan >> --- >>   arch/Kconfig                  |  3 ++ >>   arch/arm64/Kconfig            |  1 + >>   include/trace/events/rwmmio.h | 97 +++++++++++++++++++++++++++++++++++ >>   lib/Kconfig                   |  7 +++ >>   lib/Makefile                  |  2 + >>   lib/trace_readwrite.c         | 47 +++++++++++++++++ >>   6 files changed, 157 insertions(+) >>   create mode 100644 include/trace/events/rwmmio.h >>   create mode 100644 lib/trace_readwrite.c >> >> diff --git a/arch/Kconfig b/arch/Kconfig >> index 31c4fdc4a4ba..5e7aa17ed609 100644 >> --- a/arch/Kconfig >> +++ b/arch/Kconfig >> @@ -1369,6 +1369,9 @@ config ARCH_HAS_ELFCORE_COMPAT >>   config ARCH_HAS_PARANOID_L1D_FLUSH >>       bool >>   +config ARCH_HAVE_TRACE_MMIO_ACCESS >> +    bool >> + >>   config DYNAMIC_SIGFRAME >>       bool >>   diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig >> index 20ea89d9ac2f..926e1a252b6f 100644 >> --- a/arch/arm64/Kconfig >> +++ b/arch/arm64/Kconfig >> @@ -48,6 +48,7 @@ config ARM64 >>       select ARCH_HAS_ZONE_DMA_SET if EXPERT >>       select ARCH_HAVE_ELF_PROT >>       select ARCH_HAVE_NMI_SAFE_CMPXCHG >> +    select ARCH_HAVE_TRACE_MMIO_ACCESS >>       select ARCH_INLINE_READ_LOCK if !PREEMPTION >>       select ARCH_INLINE_READ_LOCK_BH if !PREEMPTION >>       select ARCH_INLINE_READ_LOCK_IRQ if !PREEMPTION >> diff --git a/include/trace/events/rwmmio.h b/include/trace/events/rwmmio.h >> new file mode 100644 >> index 000000000000..82edee9bf716 >> --- /dev/null >> +++ b/include/trace/events/rwmmio.h >> @@ -0,0 +1,97 @@ >> +/* SPDX-License-Identifier: GPL-2.0-only */ >> +/* >> + * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved. >> + */ >> +#undef TRACE_SYSTEM >> +#define TRACE_SYSTEM rwmmio >> + >> +#if !defined(_TRACE_RWMMIO_H) || defined(TRACE_HEADER_MULTI_READ) >> +#define _TRACE_RWMMIO_H >> + >> +#include >> + >> +DECLARE_EVENT_CLASS(rwmmio_rw_template, >> + >> +    TP_PROTO(unsigned long caller, u64 val, u8 width, volatile void __iomem *addr), >> + >> +    TP_ARGS(caller, val, width, addr), >> + >> +    TP_STRUCT__entry( >> +        __field(unsigned long, caller) >> +        __field(unsigned long, addr) >> +        __field(u64, val) >> +        __field(u8, width) >> +    ), >> + >> +    TP_fast_assign( >> +        __entry->caller = caller; >> +        __entry->val = val; >> +        __entry->addr = (unsigned long)(void *)addr; >> +        __entry->width = width; >> +    ), >> + >> +    TP_printk("%pS width=%d val=%#llx addr=%#lx", >> +        (void *)(unsigned long)__entry->caller, __entry->width, >> +        __entry->val, __entry->addr) >> +); >> + >> +DEFINE_EVENT(rwmmio_rw_template, rwmmio_write, >> +    TP_PROTO(unsigned long caller, u64 val, u8 width, volatile void __iomem *addr), >> +    TP_ARGS(caller, val, width, addr) >> +); >> + >> +DEFINE_EVENT(rwmmio_rw_template, rwmmio_post_write, >> +    TP_PROTO(unsigned long caller, u64 val, u8 width, volatile void __iomem *addr), >> +    TP_ARGS(caller, val, width, addr) >> +); >> + >> +TRACE_EVENT(rwmmio_read, >> + >> +    TP_PROTO(unsigned long caller, u8 width, const volatile void __iomem *addr), >> + >> +    TP_ARGS(caller, width, addr), >> + >> +    TP_STRUCT__entry( >> +        __field(unsigned long, caller) >> +        __field(unsigned long, addr) >> +        __field(u8, width) >> +    ), >> + >> +    TP_fast_assign( >> +        __entry->caller = caller; >> +        __entry->addr = (unsigned long)(void *)addr; >> +        __entry->width = width; >> +    ), >> + >> +    TP_printk("%pS width=%d addr=%#lx", >> +         (void *)(unsigned long)__entry->caller, __entry->width, __entry->addr) >> +); >> + >> +TRACE_EVENT(rwmmio_post_read, >> + >> +    TP_PROTO(unsigned long caller, u64 val, u8 width, const volatile void __iomem *addr), >> + >> +    TP_ARGS(caller, val, width, addr), >> + >> +    TP_STRUCT__entry( >> +        __field(unsigned long, caller) >> +        __field(unsigned long, addr) >> +        __field(u64, val) >> +        __field(u8, width) >> +    ), >> + >> +    TP_fast_assign( >> +        __entry->caller = caller; >> +        __entry->val = val; >> +        __entry->addr = (unsigned long)(void *)addr; >> +        __entry->width = width; >> +    ), >> + >> +    TP_printk("%pS width=%d val=%#llx addr=%#lx", >> +         (void *)(unsigned long)__entry->caller, __entry->width, >> +         __entry->val, __entry->addr) >> +); >> + >> +#endif /* _TRACE_RWMMIO_H */ >> + >> +#include >> diff --git a/lib/Kconfig b/lib/Kconfig >> index 087e06b4cdfd..5e2fd075724f 100644 >> --- a/lib/Kconfig >> +++ b/lib/Kconfig >> @@ -118,6 +118,13 @@ config INDIRECT_IOMEM_FALLBACK >>         mmio accesses when the IO memory address is not a registered >>         emulated region. >>   +config TRACE_MMIO_ACCESS >> +    bool "Register read/write tracing" >> +    depends on TRACING && ARCH_HAVE_TRACE_MMIO_ACCESS >> +    help >> +      Create tracepoints for MMIO read/write operations. These trace events >> +      can be used for logging all MMIO read/write operations. >> + >>   source "lib/crypto/Kconfig" >>     config CRC_CCITT >> diff --git a/lib/Makefile b/lib/Makefile >> index 6b9ffc1bd1ee..3df7d24e65d2 100644 >> --- a/lib/Makefile >> +++ b/lib/Makefile >> @@ -151,6 +151,8 @@ lib-y += logic_pio.o >>     lib-$(CONFIG_INDIRECT_IOMEM) += logic_iomem.o >>   +obj-$(CONFIG_TRACE_MMIO_ACCESS) += trace_readwrite.o >> + >>   obj-$(CONFIG_GENERIC_HWEIGHT) += hweight.o >>     obj-$(CONFIG_BTREE) += btree.o >> diff --git a/lib/trace_readwrite.c b/lib/trace_readwrite.c >> new file mode 100644 >> index 000000000000..88637038b30c >> --- /dev/null >> +++ b/lib/trace_readwrite.c >> @@ -0,0 +1,47 @@ >> +// SPDX-License-Identifier: GPL-2.0-only >> +/* >> + * Register read and write tracepoints >> + * >> + * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved. >> + */ >> + >> +#include >> +#include >> +#include >> + >> +#define CREATE_TRACE_POINTS >> +#include >> + >> +#ifdef CONFIG_TRACE_MMIO_ACCESS >> +void log_write_mmio(u64 val, u8 width, volatile void __iomem *addr, >> +            unsigned long caller_addr) >> +{ >> +    trace_rwmmio_write(caller_addr, val, width, addr); >> +} >> +EXPORT_SYMBOL_GPL(log_write_mmio); >> +EXPORT_TRACEPOINT_SYMBOL_GPL(rwmmio_write); >> + >> +void log_post_write_mmio(u64 val, u8 width, volatile void __iomem *addr, >> +             unsigned long caller_addr) >> +{ >> +    trace_rwmmio_post_write(caller_addr, val, width, addr); >> +} >> +EXPORT_SYMBOL_GPL(log_post_write_mmio); >> +EXPORT_TRACEPOINT_SYMBOL_GPL(rwmmio_post_write); >> + >> +void log_read_mmio(u8 width, const volatile void __iomem *addr, >> +           unsigned long caller_addr) >> +{ >> +    trace_rwmmio_read(caller_addr, width, addr); >> +} >> +EXPORT_SYMBOL_GPL(log_read_mmio); >> +EXPORT_TRACEPOINT_SYMBOL_GPL(rwmmio_read); >> + >> +void log_post_read_mmio(u64 val, u8 width, const volatile void __iomem *addr, >> +            unsigned long caller_addr) >> +{ >> +    trace_rwmmio_post_read(caller_addr, val, width, addr); >> +} >> +EXPORT_SYMBOL_GPL(log_post_read_mmio); >> +EXPORT_TRACEPOINT_SYMBOL_GPL(rwmmio_post_read); >> +#endif /* CONFIG_TRACE_MMIO_ACCESS */ > > Hi Steve, > > Could you please review this patch, it is the main one left for this series to get merged. All your > previous review comments have been incorporated, you can find them in  the cover letter changelog. > > Thanks, > Sai Hi Steve, Could we get your blessing for this patch? Thanks, Sai