Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp43920iob; Tue, 17 May 2022 18:10:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyqPZlCpLxq5VTu+1D4ip3Aor7DvWKVjPr1ATAcRPRKmCn8kreGwmVoPNb4JF/eoJ04X8ZE X-Received: by 2002:a05:6402:363:b0:42a:aa92:c302 with SMTP id s3-20020a056402036300b0042aaa92c302mr17037680edw.386.1652836242316; Tue, 17 May 2022 18:10:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652836242; cv=none; d=google.com; s=arc-20160816; b=VJdZmL7ktNsQLCaWer/jZkIga/wSNciNZUCh4uUSE+e+G5x+H/xEbpo8NVmNQmHINz 2S2xoiZCP58gtJq90PBZr9OwrNU+kdV7m9mHUgSTMCYnkUtugAcFGYGmmrHYcrozfmdd Fe46nzsWHNGxtbPIvCGjpugqGQrVFy/Wv6GxQXDCwgOpHEIJYWfobtbw4cQgk8toLXDv aQvCFiD0vaO4q/L3d0GH58wfbkG9HOx3uqumr1q/mFDLc091o3NUbFc6IWFsMZeYDg7V /K+onVtvf/bvhoUi+afqWP05VOX6CAbYotVdxFL8ux8kxm39zTEncMf1Xxtw87p92cnJ Yx7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=sTvSOpQSeNIMksx8ouA3jthM+bKYtLkonKp9qIT/KLo=; b=wnkMYVfB7JQRdVRjrh19cdMgKUVntND8VjE+l+oGd21MplZLso6kgcUEvWNrBPQMvv xPfcBAIpeDgBQUed9IrFjXuGBFbzEKZ3t6MrgjyOMxNChOJcm9Amxfgwl1vTK+fz9BZM oOxp7nI6bW9GmdNXq+m1+N+//9y6o7MdlnNSjeEBMKtRoJaoe6ThsRtFvlxhHvFfeE4o 2TYLrkIaymdHlwY7zLVSJTO0Gic+ULVa1l9sfaC45ky7rLuIncVKn8/CWs6StTuqgoKz G6BJNs+PN8bo09R8yncsnqG2jL9SkEGlfGI2jFS7ALm3zSPL2OwhZNsda0+yFsJzqWw/ l/ng== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id fq1-20020a1709069d8100b006e877f0ba78si628279ejc.705.2022.05.17.18.09.59; Tue, 17 May 2022 18:10:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346454AbiEQN7G (ORCPT + 99 others); Tue, 17 May 2022 09:59:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52098 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1348126AbiEQN61 (ORCPT ); Tue, 17 May 2022 09:58:27 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id EEEBA3C4B4; Tue, 17 May 2022 06:58:16 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8AF991042; Tue, 17 May 2022 06:58:15 -0700 (PDT) Received: from hype-n1-sdp.warwick.arm.com (hype-n1-sdp.warwick.arm.com [10.32.32.32]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 0C14B3F718; Tue, 17 May 2022 06:58:12 -0700 (PDT) From: Nick Forrington To: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, acme@kernel.org Cc: Nick Forrington , John Garry , Will Deacon , Mathieu Poirier , Leo Yan , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Kajol Jain , Andi Kleen , James Clark , Andrew Kilroy , linux-arm-kernel@lists.infradead.org Subject: [PATCH 0/1] perf vendors events arm64: Update Cortex A57/A72 Date: Tue, 17 May 2022 14:58:04 +0100 Message-Id: <20220517135805.313184-1-nick.forrington@arm.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update Perf PMU events for Cortex-A57 and Cortex-A72 CPUs. This adds missing events to existing event data, and splits events in to separate files/groups for categorisation. This improves consistency with recently submitted events for Cortex-A CPUs: https://lore.kernel.org/lkml/61141530-7d4a-ed6a-f8b7-933bd550f3c2@arm.com/ (This should be independent of above patches as no mapfile / common event updates are required) Nick Forrington (1): perf vendors events arm64: Update Cortex A57/A72 .../arch/arm64/arm/cortex-a57-a72/branch.json | 17 ++ .../arch/arm64/arm/cortex-a57-a72/bus.json | 29 +++ .../arch/arm64/arm/cortex-a57-a72/cache.json | 80 ++++++++ .../arm/cortex-a57-a72/core-imp-def.json | 179 ------------------ .../arm64/arm/cortex-a57-a72/exception.json | 47 +++++ .../arm64/arm/cortex-a57-a72/instruction.json | 68 +++++++ .../arch/arm64/arm/cortex-a57-a72/memory.json | 20 ++ 7 files changed, 261 insertions(+), 179 deletions(-) create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/branch.json create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/bus.json create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/cache.json delete mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/core-imp-def.json create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/exception.json create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/instruction.json create mode 100644 tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/memory.json -- 2.25.1