Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp124204iob; Tue, 17 May 2022 21:02:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzzksxRPUWpTX9VyZB7L54ryCateeWkMrwPSMzPy4VcKlF383S11I2n19MN/gFzTtnlFLJV X-Received: by 2002:a17:902:8303:b0:15f:86f:70a with SMTP id bd3-20020a170902830300b0015f086f070amr26331187plb.5.1652846523887; Tue, 17 May 2022 21:02:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652846523; cv=none; d=google.com; s=arc-20160816; b=ibHah/H7ATnvjVWaoFirFL8RJH+YfXRnUOyO7aehMKLD2P7YzEMln70M0Ca/XCuyBL QyNRhx2OYZ7I7dTlaNqoEBBxA3X/K8vkPvwmDwdpx6EZKbJlcv4kcJBWrQaz744lyo5P Vzmk1Syv0WLz538IsJ6Z/dPV0IVj3N/CsJliHMyxNUoE37Z5cskn00ln5nMcANBzsvG+ J06oo5c217SVOgP1e/v+2qkbLo28qBncO3DjFUYNX8fNoq270UZeDshGQIcWteg74UP2 MevbWZsYFuH2JBZq41PAalCrXbPIzwzL7kyG9z7R8RiK43M26AClfr88AOtaTSRIakQt kKfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=k5ekI0SUMEbjvhRvYFn0WR26fElTtJozA2WdyYQD8mE=; b=UwyH6ayvlh2UZjnB0rTqHdfJzMXabiPeCHb9uZB+h+GGNZ1DcQmCEwWwPvWeyFl0Ih tgapty/8djX/6R//m6D3yqcUFv0twBSko9Je5JXfCgr8AHlkqFFbYLFNUPMe8I2Eryo+ xhimOOkkcfP9GG/eL95RWuTPch9CXWb3eMJm0OJloEV4qioOHUyLaQf9KBIJnR65PK00 QFd799OvFVOyECqqs3IYMDZZRk835BL9hMVTo9Tw4CZ3btGbzDj5nJrSBykXyUGR+3PO iLjoo+zbT7HzEVVcoECkmJnW5YLZMlvGwNwyty6n7TbKxDZN+qBKMklp9LiaYr1D3Hqq 7pFQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id h16-20020a170902f71000b0016180dd8c33si1301024plo.164.2022.05.17.21.02.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 21:02:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 085B4424B6; Tue, 17 May 2022 20:37:34 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1352207AbiEQScJ (ORCPT + 99 others); Tue, 17 May 2022 14:32:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45860 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1352188AbiEQSb6 (ORCPT ); Tue, 17 May 2022 14:31:58 -0400 Received: from mail-oa1-f48.google.com (mail-oa1-f48.google.com [209.85.160.48]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 57E2E3D1D4; Tue, 17 May 2022 11:31:57 -0700 (PDT) Received: by mail-oa1-f48.google.com with SMTP id 586e51a60fabf-edf9ddb312so25270040fac.8; Tue, 17 May 2022 11:31:57 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=k5ekI0SUMEbjvhRvYFn0WR26fElTtJozA2WdyYQD8mE=; b=wlO5a5ItgpT/eqda3bVKdZ+wYVyFLKcC8YSTC7FFmXFKUS59PbAN3cae67u6erYH3j FrTAF38qyy+EwNrziP6uNIo4gxMjRMZ4DCb/4ff/2P8tXrtq6ylD5t5f+s2nlwmMl4hl DszXtoNUuZ3bxK8znDRFGK2amDOWPx9cOJkMPv39Uq8Aprn/VpiQ8COhUdt0FFBjG2Vd qq5NuGpLqjnw9snCwwQYPcSMg54xDVPRpyaHcEyW1RilF/IXay+QthBaq8Zi7SRId1y9 zljp+eFYzy7rfO103xj39MUTvJpG9/llMOTAgrI3MQD6Y6JqOdC+yUFnkgAMnmn77AgQ 9drg== X-Gm-Message-State: AOAM530WybLZ+SL8NZVzf3q00WXlDAkBzGg4NHyWEHatyBpHlngEusgO SHBeyrNo1zNB1RmyJm/ed9CRsk74Aw== X-Received: by 2002:a05:6871:7a1:b0:f1:b33d:7875 with SMTP id o33-20020a05687107a100b000f1b33d7875mr4625677oap.272.1652812316349; Tue, 17 May 2022 11:31:56 -0700 (PDT) Received: from robh.at.kernel.org (66-90-144-107.dyn.grandenetworks.net. [66.90.144.107]) by smtp.gmail.com with ESMTPSA id g24-20020a9d6198000000b0060603221255sm39371otk.37.2022.05.17.11.31.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 11:31:55 -0700 (PDT) Received: (nullmailer pid 1380610 invoked by uid 1000); Tue, 17 May 2022 18:31:54 -0000 Date: Tue, 17 May 2022 13:31:54 -0500 From: Rob Herring To: Chia-Wei Wang Cc: joel@jms.id.au, andrew@aj.id.au, jk@codeconstruct.com.au, a.kartashev@yadro.com, patrick.rudolph@9elements.com, dphadke@linux.microsoft.com, linux-aspeed@lists.ozlabs.org, openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, ryan_chen@aspeedtech.com Subject: Re: [PATCH v5 1/4] dt-bindings: aspeed: Add eSPI controller Message-ID: <20220517183154.GA1352926-robh@kernel.org> References: <20220516005412.4844-1-chiawei_wang@aspeedtech.com> <20220516005412.4844-2-chiawei_wang@aspeedtech.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220516005412.4844-2-chiawei_wang@aspeedtech.com> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,MAILING_LIST_MULTI, RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 16, 2022 at 08:54:09AM +0800, Chia-Wei Wang wrote: > Add dt-bindings for Aspeed eSPI controller > > Signed-off-by: Chia-Wei Wang > --- > .../devicetree/bindings/soc/aspeed/espi.yaml | 162 ++++++++++++++++++ bindings/spi/ includes SPI slaves. Is there a reason this doesn't fit there? > 1 file changed, 162 insertions(+) > create mode 100644 Documentation/devicetree/bindings/soc/aspeed/espi.yaml > > diff --git a/Documentation/devicetree/bindings/soc/aspeed/espi.yaml b/Documentation/devicetree/bindings/soc/aspeed/espi.yaml > new file mode 100644 > index 000000000000..aa91ec8caf6a > --- /dev/null > +++ b/Documentation/devicetree/bindings/soc/aspeed/espi.yaml > @@ -0,0 +1,162 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +# # Copyright (c) 2021 Aspeed Technology Inc. > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/soc/aspeed/espi.yaml#" > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > + > +title: Aspeed eSPI Controller > + > +maintainers: > + - Chia-Wei Wang > + - Ryan Chen > + > +description: > + Aspeed eSPI controller implements a slave side eSPI endpoint device > + supporting the four eSPI channels, namely peripheral, virtual wire, > + out-of-band, and flash. > + > +properties: > + compatible: > + items: > + - enum: > + - aspeed,ast2500-espi > + - aspeed,ast2600-espi > + - const: simple-mfd > + - const: syscon > + > + reg: > + maxItems: 1 > + > + "#address-cells": > + const: 1 > + > + "#size-cells": > + const: 1 > + > + ranges: true > + > +patternProperties: > + "^espi-ctrl@[0-9a-f]+$": > + type: object > + > + description: Control of the four basic eSPI channels > + > + properties: > + compatible: > + items: > + - enum: > + - aspeed,ast2500-espi-ctrl > + - aspeed,ast2600-espi-ctrl > + > + interrupts: > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > + perif,memcyc-enable: What vendor is 'perif'? > + type: boolean > + description: Enable memory cycle over eSPI peripheral channel > + > + perif,memcyc-src-addr: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: The Host side address to be decoded into the memory cycle over eSPI peripheral channel > + > + perif,memcyc-size: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: The size of the memory region allocated for the memory cycle over eSPI peripheral channel > + minimum: 65536 This region is defined by the h/w or just some carveout of system memory? In the former, perhaps this should be part of 'reg'. In the latter case, use a /reserved-memory node and memory-region here. > + > + perif,dma-mode: > + type: boolean > + description: Enable DMA support for eSPI peripheral channel > + > + oob,dma-mode: What vendor is 'oob'? > + type: boolean > + description: Enable DMA support for eSPI out-of-band channel > + > + oob,dma-tx-desc-num: > + $ref: /schemas/types.yaml#/definitions/uint32 > + minimum: 2 > + maximum: 1023 > + description: The number of TX descriptors available for eSPI OOB DMA engine > + > + oob,dma-rx-desc-num: > + $ref: /schemas/types.yaml#/definitions/uint32 > + minimum: 2 > + maximum: 1023 > + description: The number of RX descriptors available for eSPI OOB DMA engine > + > + flash,dma-mode: > + type: boolean > + description: Enable DMA support for eSPI flash channel Why does this need to be in DT. It's configuration. > + > + flash,safs-mode: > + $ref: /schemas/types.yaml#/definitions/uint32 > + enum: [ 0, 1, 2 ] > + default: 0 > + description: Slave-Attached-Sharing-Flash mode, 0->Mix, 1->SW, 2->HW > + > + dependencies: > + perif,memcyc-src-addr: [ "perif,memcyc-enable" ] > + perif,memcyc-size: [ "perif,memcyc-enable" ] > + oob,dma-tx-desc-num: [ "oob,dma-mode" ] > + oob,dma-rx-desc-num: [ "oob,dma-mode" ] > + > + required: > + - compatible > + - interrupts > + - clocks > + > + "^espi-mmbi@[0-9a-f]+$": > + type: object > + > + description: Control of the PCH-BMC data exchange over eSPI peripheral memory cycle > + > + properties: > + compatible: > + const: aspeed,ast2600-espi-mmbi > + > + interrupts: > + maxItems: 1 > + > + required: > + - compatible > + - interrupts > + > +required: > + - compatible > + - reg > + - "#address-cells" > + - "#size-cells" > + - ranges > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + > + espi: espi@1e6ee000 { > + compatible = "aspeed,ast2600-espi", "simple-mfd", "syscon"; > + reg = <0x1e6ee000 0x1000>; > + > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0x1e6ee000 0x1000>; > + > + espi_ctrl: espi-ctrl@0 { > + compatible = "aspeed,ast2600-espi-ctrl"; > + reg = <0x0 0x800>; > + interrupts = ; > + clocks = <&syscon ASPEED_CLK_GATE_ESPICLK>; > + }; > + > + espi_mmbi: espi-mmbi@800 { > + compatible = "aspeed,ast2600-espi-mmbi"; > + reg = <0x800 0x50>; > + interrupts = ; > + }; Why do you need these child nodes? Are the subblocks somehow useful on their own or reuseable in another configuration? If not, looks like this could all be 1 node. Rob