Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19;
Date:   Wed, 18 May 2022 17:25:42 +0800
From:   "Hongren (Zenithal) Zheng" <i@zenithal.me>
To:     Palmer Dabbelt <palmer@rivosinc.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Albert Ou <aou@eecs.berkeley.edu>,
        Heiko Stuebner <heiko@sntech.de>
Cc:     Atish Patra <atishp@rivosinc.com>,
        Anup Patel <anup@brainfault.org>,
        Eric Biederman <ebiederm@xmission.com>,
        Kees Cook <keescook@chromium.org>, linux-mm@kvack.org,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-api@vger.kernel.org,
        Michael Kerrisk <mtk.manpages@gmail.com>,
        linux-man@vger.kernel.org, Jiatai He <jiatai2021@iscas.ac.cn>
Subject: [PATCH -next v2 2/3] RISC-V: uapi: add HWCAP for Bitmanip/Scalar
 Crypto
Message-ID: <YoS7lgTmcRT0q9y+@Sun>
References: <YoS6qRhxGuwHmK7q@Sun>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <YoS6qRhxGuwHmK7q@Sun>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?2yELDRNvZXK/b/ENvQEMRJxIt3MEBBwrMDz5J+NjKIr87aNyRIsjPdBtF8eh?=
 =?us-ascii?Q?sWhtVxYp/sY+S9CPaRT//kNoV+ympU5rRXpM4+GBod1L4HqWzK9JPXuKh92s?=
 =?us-ascii?Q?0MDVQ9TYkzifrnKKxQ8N3uKA4lod46mQ4JE6J1GWUskg49q2OP2Iw8JsSFHb?=
 =?us-ascii?Q?Lns2xKsfxMrO7WePpsvz3rBqffdeYBlmAnbiqS/UEugs5XOmeqEbp33v4OF9?=
 =?us-ascii?Q?6NCdQ0B3Q3Irb/LjXtaQCsNDEY14Lm1Lt0RXPiKE1pLnlEABymmuQkPMH8KF?=
 =?us-ascii?Q?VKlXZRRwMfoEKRXAtfcQ0QxSi74CYbu9Ruc02VC//Dn3UJq0+mjO/oqZ7Xi6?=
 =?us-ascii?Q?m6p3iV8V1JbRZlf2+xyEwUtbAH+2+fz7QLbaX20MihWe8v5N3xV7BwgENv8u?=
 =?us-ascii?Q?NC9Dk2eDEgwmPR/Wuqp4E9vTLTnYqprRJHkf26DlNV40h1GAJwsAuXDud9H/?=
 =?us-ascii?Q?rejn343TQH+mW7Y5uV9zeDgz9Z4obbNVxpT2lJbp8Tsv3CzeSSvxaml1yjqo?=
 =?us-ascii?Q?4BnineYXJC/+I13kjXF01IM2zB5FoqU8XXaxvlrXKCzNzgg4qXngxyMjVy8m?=
 =?us-ascii?Q?TByDWJveJHXBEzaOaQp8/fblE73U4kHBom0Hp+Y18Gj4ppU7ZF5K2f7rvUT7?=
 =?us-ascii?Q?QmJIzb1xgzI66841q9QsunRSIpEZyPqCyCbiB8CQ2CFCTjhHrtN5h2WO93P9?=
 =?us-ascii?Q?8je8W1xxQMEYlprylFo/BT29X/zQ75AQ88UnIBu/3WdMaaYqM7ED8mpLndSW?=
 =?us-ascii?Q?agdnQdmCVbWdYlaAtOWXX7kRiazqyAXQyR4NZlgMu9t9ckhpWVs/kdrFRueA?=
 =?us-ascii?Q?iJllIc2Ly4lXUTgPgqcBM97aJ/XokLnezU8VMHYkmGornDKl/oN5m+5T2WWn?=
 =?us-ascii?Q?M4jALbA9orNvqrz3koxPcJqKzkVcgPie1AaigaIPzfbrTV6SVuDeO7Gjf30c?=
 =?us-ascii?Q?/25Pux64EGa2M4oxy1Fx4UmNdo9PMqQCA0Kyei44GhyUf/ZjDitgN6+02SxX?=
 =?us-ascii?Q?ak38f/nr3e6nZciHAKKRWgzSQJJor+fRlszc+1vSzx/AUxdUMiE44Fj9KYLT?=
 =?us-ascii?Q?vbQV2DPYF2BeecJOSHEa+R2e/hG3gmAZ8KGsK24tjyYlewiH26zcEdo5/qsz?=
 =?us-ascii?Q?TJnucbeDUCeqt3ExO4bAS1TDUDQq9P/vZfROJ6HXeitdPFXmYrbCE6Gllj4f?=
 =?us-ascii?Q?AwcrUVPm89mCTTKRdPcG1Km0iWhY5scjHdimyD0mwsIGXotOZon5JWonnlzD?=
 =?us-ascii?Q?OZSaU/wraI0cRZ8McKKBMPc8xf3TDh5MY740c5/2zKM8BYnVe80KSiCEZL2S?=
 =?us-ascii?Q?KskMSm2uzjfqZfeAPpfwXCEZ3IL0BxjCoYsotjRKD2ri12eTuvjkXtUF73zh?=
 =?us-ascii?Q?2BhmOvdLWOee7qTo9l3voKN+KF7Eux5yGSDx6LwxUdZDmdr6/CP4B2hlZ7aM?=
 =?us-ascii?Q?VB/sZ3TU+LCZ+6tVA04S9fL1Bj4QsbqwyJYBp2bfPMpVPV1wmh8TifzUqRJw?=
 =?us-ascii?Q?al0OCsJOOodMplpnV7sxd1w8LQinkdpUb4H9TvdSS0evLjWIPU0QU2jU28mR?=
 =?us-ascii?Q?hnJ/xEN4f6t3/2VQ/hAoW0oH7+CExmOKw+exnTu8SfISwiyP7pBkQABYaN7E?=
 =?us-ascii?Q?d0PjN3JcvFPRGlCfqH1iRNzrFnBwhrjrt1ZYfdBdy+febhW6CJbLOL7fy3Yp?=
 =?us-ascii?Q?1EHF1CIZV4ub7xU75vqvQmiSkWS33/SZUzdj78VpjuHtiOa6t5E7C734279v?=
 =?us-ascii?Q?+4f3lFFEbQ=3D=3D?=
X-OriginatorOrg: zenithal.me
X-MS-Exchange-CrossTenant-Network-Message-Id: 33fbae2b-a1db-439f-6746-08da38b06561
X-MS-Exchange-CrossTenant-AuthSource: TYCP286MB1393.JPNP286.PROD.OUTLOOK.COM
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 May 2022 09:25:49.5596
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 436d481c-43b1-4418-8d7f-84c1e4887cf0
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: TWKQefj54T/6G1fxPJCnmNcngOuGI/0zb8FsKkmb06bE0gAsPUXxaudqyBGNp8tf
X-MS-Exchange-Transport-CrossTenantHeadersStamped: OSZP286MB1324
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE
	autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

userspace currently lacks a way to detect whether the
platform has Bitmanip/Scalar Crypto capability,
this commit provides a way such that the userspace
can detect it.

RISC-V currently still has no mature mechanism,
but no matter how things in the spec changes,
(no matter how "M" mode things change), the kernel
still needs to offer some API to the userspace.

More discussion can be found at
https://github.com/openssl/openssl/pull/18197
Userspace currently has to use env var to detect them.

This commit along does not assume any specific mechanism
below kernel.

Tested-by: Jiatai He <jiatai2021@iscas.ac.cn>
Signed-off-by: Hongren (Zenithal) Zheng <i@zenithal.me>
---
 arch/riscv/include/uapi/asm/hwcap.h | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/arch/riscv/include/uapi/asm/hwcap.h b/arch/riscv/include/uapi/asm/hwcap.h
index 46dc3f5ee99f..bfed3e5c338c 100644
--- a/arch/riscv/include/uapi/asm/hwcap.h
+++ b/arch/riscv/include/uapi/asm/hwcap.h
@@ -22,4 +22,26 @@
 #define COMPAT_HWCAP_ISA_D	(1 << ('D' - 'A'))
 #define COMPAT_HWCAP_ISA_C	(1 << ('C' - 'A'))
 
+/*
+ * HWCAP2 flags - for elf_hwcap2 (in kernel) and AT_HWCAP2
+ *
+ * As only 32 bits of elf_hwcap (in kernel) could be used
+ * and RISC-V has reserved 26 bits of it, other caps like
+ * bitmanip and crypto can not be placed in AT_HWCAP
+ */
+#define COMPAT_HWCAP2_ISA_ZBA   (1 <<  0)
+#define COMPAT_HWCAP2_ISA_ZBB   (1 <<  1)
+#define COMPAT_HWCAP2_ISA_ZBC   (1 <<  2)
+#define COMPAT_HWCAP2_ISA_ZBS   (1 <<  3)
+#define COMPAT_HWCAP2_ISA_ZBKB  (1 <<  4)
+#define COMPAT_HWCAP2_ISA_ZBKC  (1 <<  5)
+#define COMPAT_HWCAP2_ISA_ZBKX  (1 <<  6)
+#define COMPAT_HWCAP2_ISA_ZKND  (1 <<  7)
+#define COMPAT_HWCAP2_ISA_ZKNE  (1 <<  8)
+#define COMPAT_HWCAP2_ISA_ZKNH  (1 <<  9)
+#define COMPAT_HWCAP2_ISA_ZKSED (1 << 10)
+#define COMPAT_HWCAP2_ISA_ZKSH  (1 << 11)
+#define COMPAT_HWCAP2_ISA_ZKR   (1 << 12)
+#define COMPAT_HWCAP2_ISA_ZKT   (1 << 13)
+
 #endif /* _UAPI_ASM_RISCV_HWCAP_H */
-- 
2.35.1