Received: by 2002:a6b:500f:0:0:0:0:0 with SMTP id e15csp2343999iob; Fri, 20 May 2022 07:23:18 -0700 (PDT) X-Google-Smtp-Source: ABdhPJytCFAPfWpJS/SDUOmerb7VGZA8QEDjlFOtYzNqBBtmnFr69abaaoovBtb702GHjRUcdFoa X-Received: by 2002:a05:6402:d05:b0:425:b5c8:faeb with SMTP id eb5-20020a0564020d0500b00425b5c8faebmr11021963edb.273.1653056598023; Fri, 20 May 2022 07:23:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653056598; cv=none; d=google.com; s=arc-20160816; b=h5uo1qA4TfDqT+uN220nfiX5zQjzOVwQ3XVkaImBrOYXYIM9OXmEF2Sc/Tl2XTkgl8 6PiXDfsD5UTLSW3KQg883sUVfjBGh/fdTeIpaYAa8ZleqMrro2pA4D3yxLm548Up3OVc Fx5b5aFcpLzFhAYsC3B801rNa+W0Mgnp8z1mB9F+4bLpyU/wFX6rw38puC0RyHjmU+2g T4OIJ/2pm0fygUdR+AZ1Eu/TCz82/xuDQL3flvNaTkB/Hik89NISocCEUQbxFC06w+Bj xRnpZgQPLXZ/TwiSOVK+8jIlAj/QzimCfZhML0A9Cr3murVisYexhAUp4fgmppCqYYCE 4Hyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:to:content-language:subject:cc:user-agent:mime-version :date:message-id:dkim-signature; bh=efPa4DQv5IRq5tHqg1/u9AjfDQfpPBL14d5Y3EFcaNw=; b=O7Fa62JX1Ov8HUEOKEcrpKtJ6siuIrqkR7osezB6MGUmS5ovrun32Vnp1W2yrINpA4 XbY1cB7jQWjuP1H0aLKUNHQyTUGbMXBDr23RMM9O8PAXrh7p6b8uIldx8UpCdzajUpwi FBK2Ydt5Zs2CoeQdL/ev0epS1tmRf7AGtZ+kMp+sibd0CVorE+cmCTEFZqgbgkeFsqWv +AwEFpjneEms1k9NOvC6355xhx2FjnjMKXobswlw3+Q8VrrliqOB4u303L6xcf+Wdlou a+00r2VTQS2t2ZOkozZUBq7S+fEyLrXZvK95AZOG7UR3QYCCPrzqA/Lc9n0qoDQKTy3D q9rw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=d4HRkkZB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ne28-20020a1709077b9c00b006f38749d9f0si7563113ejc.457.2022.05.20.07.22.50; Fri, 20 May 2022 07:23:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=d4HRkkZB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239588AbiETGiY (ORCPT + 99 others); Fri, 20 May 2022 02:38:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52678 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230283AbiETGiW (ORCPT ); Fri, 20 May 2022 02:38:22 -0400 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0405D146403 for ; Thu, 19 May 2022 23:38:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1653028701; x=1684564701; h=message-id:date:mime-version:cc:subject:to:references: from:in-reply-to:content-transfer-encoding; bh=LjXpZ9HfEbrJFZUmIy/qyR+9XU1wWQIVrt5b3XOXC5c=; b=d4HRkkZBNsOoO0XzpY+DrcbjgGs1jUraXzoDvDrYwj/tK3wX8HooIwfz 55mtbq/8f2xRaH3gFMH4G3fTyH+OUhltQDY/z6vIAs7FlpgIjj9JbS1uM 7Yvzto4am42L/dcMzAdEwRkhZfxlNX+RQlI+lpNec0GaQHayK+7gGaAEs qxVWq9cLF1+CmMmaOfEF6UJqxgmuSNc9IPDfVxrlkZF1UyQ0gLgzrvoui ZS7flImyqpUSY0oPgsQO8L3PTaI/ynQpzMn2hy5eQT2PKOKBElqtZEua8 0VZsnXQLPBg5kZ1wntMaziLrnfmckpvjye954hWuxtKe9Tm9Uy55xBETw A==; X-IronPort-AV: E=McAfee;i="6400,9594,10352"; a="253025889" X-IronPort-AV: E=Sophos;i="5.91,238,1647327600"; d="scan'208";a="253025889" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 May 2022 23:38:21 -0700 X-IronPort-AV: E=Sophos;i="5.91,238,1647327600"; d="scan'208";a="599047317" Received: from wangyu5-mobl.ccr.corp.intel.com (HELO [10.249.172.121]) ([10.249.172.121]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 May 2022 23:38:14 -0700 Message-ID: <3636ac5e-4f52-26a9-db73-5858a27f61b8@linux.intel.com> Date: Fri, 20 May 2022 14:38:12 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.8.1 Cc: baolu.lu@linux.intel.com, Joerg Roedel , Jason Gunthorpe , Christoph Hellwig , Kevin Tian , Ashok Raj , Will Deacon , Robin Murphy , Jean-Philippe Brucker , Dave Jiang , Vinod Koul , Eric Auger , Liu Yi L , Jacob jun Pan , iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v7 06/10] iommu/sva: Refactoring iommu_sva_bind/unbind_device() Content-Language: en-US To: Jean-Philippe Brucker References: <20220519072047.2996983-1-baolu.lu@linux.intel.com> <20220519072047.2996983-7-baolu.lu@linux.intel.com> From: Baolu Lu In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-5.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2022/5/20 00:39, Jean-Philippe Brucker wrote: >> +struct iommu_sva *iommu_sva_bind_device(struct device *dev, struct mm_struct *mm) >> +{ >> + struct iommu_sva_domain *sva_domain; >> + struct iommu_domain *domain; >> + ioasid_t max_pasid = 0; >> + int ret = -EINVAL; >> + >> + /* Allocate mm->pasid if necessary. */ >> + if (!dev->iommu->iommu_dev->pasids) >> + return ERR_PTR(-EOPNOTSUPP); >> + >> + if (dev_is_pci(dev)) { >> + max_pasid = pci_max_pasids(to_pci_dev(dev)); >> + if (max_pasid < 0) >> + return ERR_PTR(max_pasid); >> + } else { >> + ret = device_property_read_u32(dev, "pasid-num-bits", >> + &max_pasid); >> + if (ret) >> + return ERR_PTR(ret); >> + max_pasid = (1UL << max_pasid); >> + } > The IOMMU driver needs this PASID width information earlier, when creating > the PASID table (in .probe_device(), .attach_dev()). Since we're moving it > to the IOMMU core to avoid code duplication, it should be done earlier and > stored in dev->iommu Yes, really. How about below changes? From f1382579e8a15ca49acdf758d38fd36451ea174d Mon Sep 17 00:00:00 2001 From: Lu Baolu Date: Mon, 28 Feb 2022 15:01:35 +0800 Subject: [PATCH 1/1] iommu: Add pasids field in struct dev_iommu Use this field to save the number of PASIDs that a device is able to consume. It is a generic attribute of a device and lifting it into the per-device dev_iommu struct could help to avoid the boilerplate code in various IOMMU drivers. Signed-off-by: Lu Baolu --- drivers/iommu/iommu.c | 15 +++++++++++++++ include/linux/iommu.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/drivers/iommu/iommu.c b/drivers/iommu/iommu.c index e49c5a5b8cc1..6b731171d42f 100644 --- a/drivers/iommu/iommu.c +++ b/drivers/iommu/iommu.c @@ -20,6 +20,7 @@ #include #include #include +#include #include #include #include @@ -194,6 +195,8 @@ EXPORT_SYMBOL_GPL(iommu_device_unregister); static struct dev_iommu *dev_iommu_get(struct device *dev) { struct dev_iommu *param = dev->iommu; + u32 max_pasids = 0; + int ret; if (param) return param; @@ -202,6 +205,18 @@ static struct dev_iommu *dev_iommu_get(struct device *dev) if (!param) return NULL; + if (dev_is_pci(dev)) { + ret = pci_max_pasids(to_pci_dev(dev)); + if (ret > 0) + max_pasids = ret; + } else { + ret = device_property_read_u32(dev, "pasid-num-bits", + &max_pasids); + if (!ret) + max_pasids = (1UL << max_pasids); + } + param->pasids = max_pasids; + mutex_init(¶m->lock); dev->iommu = param; return param; diff --git a/include/linux/iommu.h b/include/linux/iommu.h index 45f274b2640d..d4296136ba75 100644 --- a/include/linux/iommu.h +++ b/include/linux/iommu.h @@ -371,6 +371,7 @@ struct iommu_fault_param { * @fwspec: IOMMU fwspec data * @iommu_dev: IOMMU device this device is linked to * @priv: IOMMU Driver private data + * @pasids: number of supported PASIDs * * TODO: migrate other per device data pointers under iommu_dev_data, e.g. * struct iommu_group *iommu_group; @@ -382,6 +383,7 @@ struct dev_iommu { struct iommu_fwspec *fwspec; struct iommu_device *iommu_dev; void *priv; + u32 pasids; }; int iommu_device_register(struct iommu_device *iommu, -- 2.25.1 Best regards, baolu