Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp452844ioo; Sat, 21 May 2022 04:13:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz5Fvn/dAx3rRX91wjoXbVLWMPkjdqsIuIyrs8tIKUhJQeH6ZbCSp41MtMNGqe4uK5PGDdG X-Received: by 2002:a05:6402:1341:b0:42a:f7cb:44dc with SMTP id y1-20020a056402134100b0042af7cb44dcmr14084238edw.165.1653131625617; Sat, 21 May 2022 04:13:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653131625; cv=none; d=google.com; s=arc-20160816; b=0kMB6PYljGsTNwnBDMEd/CUzreKbjFtiMdQH/73/KLyuNS32kCf3mFkdyYhG+QJ92A ACmN8nz9jJICz7Ftq9z25WBl44va8ttIq9dco/t9eqQzGascIiTFg6ZKjTWYCPSOMbok DEhxXJCfhtNP8eIH6p28yangmvt0Hfj5XY+MYtX/07bezLBR6eRscxWrcQ6bI9jwgBuG RBoFF0IHWIGsPRC2LlHIMsX3/vlX2ZCG57Gc+JLQxlSSTzHL3QzK8PgFQMawgxOpTAEs Yszl959xdxHroQUK0eOTeC00Xn0v8W69miHDx9ygpnu6SVCB3kYWyP9OqZjP0e0KVWcX v07g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=Zh3PrYbnrJZd+3AWAAY6JOSRVfxffypaSFcCOCkJEik=; b=MMDjmlwPnMcOwrHrfVt7T2uHi+jcQsZofyW2xdGwE8WrrJlSsgsVoe5hjoRZEuaTZm av/WK+j9OAQd+FGp9wZgb3KW6SFFe/wlYdNja2eUGYMwBi+qowAEZN2QjGtYwnjZk5fU 5zyzJlF/fReX6Ko8nmPj5cJ8BeOBpsNul8WiHpbNjU4YNIJeTR4f4Ikk1Yn5YXL7Hr57 qRuk96Ame+A2CqcJVjzlj6ZdeiXpX5z10WbAxJ13Ozh5f6RRRf05hHZndV1HjU8W7Ov+ PSBAohL4HQsxaRSgLnPM7CQu+DiRxbHMqrlNPFJp/RuLP023QZbDXZkY1UXGwnGvpG6t RIBA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=kcI6p6Oh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w20-20020a50fa94000000b0042ae2d240c3si9437940edr.593.2022.05.21.04.13.18; Sat, 21 May 2022 04:13:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=kcI6p6Oh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1349109AbiETMTO (ORCPT + 99 others); Fri, 20 May 2022 08:19:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54656 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1349090AbiETMTI (ORCPT ); Fri, 20 May 2022 08:19:08 -0400 Received: from alexa-out-sd-02.qualcomm.com (alexa-out-sd-02.qualcomm.com [199.106.114.39]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 22B1C15F6E5; Fri, 20 May 2022 05:19:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1653049146; x=1684585146; h=from:to:cc:subject:date:message-id:mime-version; bh=Zh3PrYbnrJZd+3AWAAY6JOSRVfxffypaSFcCOCkJEik=; b=kcI6p6OhGi9aljWHbsfOYR4TPJR5ZotnhHL4v1364cwnjL9+5DY/h5oh mYh+qpkesu96zfgriNhkZSCkY5fz1UFeUANPHtsRe3ubhoAs6fSLLHmDi WgEwQdGhetJdDaBDqGFVyw4lI+HyiL3gllmve+y0t72oo13aarp/bDG2Y s=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-02.qualcomm.com with ESMTP; 20 May 2022 05:19:05 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg05-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 May 2022 05:19:05 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Fri, 20 May 2022 05:19:05 -0700 Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Fri, 20 May 2022 05:19:01 -0700 From: Srinivasa Rao Mandadapu To: , , , , , , , , , , CC: Srinivasa Rao Mandadapu Subject: [PATCH v12 00/12] Add soundcard support for sc7280 based platforms. Date: Fri, 20 May 2022 17:48:32 +0530 Message-ID: <1653049124-24713-1-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch set is to add bolero digital macros, WCD and maxim codecs nodes for audio on sc7280 based platforms. This patch set depends on: -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=638776 -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=634597 -- https://patchwork.kernel.org/project/linux-clk/list/?series=637999 -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=638002 Changes Since V11: -- Remove output-low pinconf setting in wcd-reset-n-sleep node. -- Update dependency list. Changes Since V10: -- Modify digital macro codecs pin control labels. -- Updated dependency list. Changes Since V9: -- Move wcd codec and digital codec nodes to sc7280-qcard file. -- Modify the reg property as per link number in sound node. -- Fix the us-euro pin control usage in wcd codec node. -- Move wcd pin control nodes to specific crd board files. -- Sort max98360a codec node in alphabetical order. -- Modify the commit messages. Changes Since V8: -- Split patches as per sc7280 CRD revision 3, 4 and 5 boards. -- Add corresponding dt nodes for herobrine crd boards. -- Update dai-link node names as per dt-bindings in sound node. -- Add reg property in sound node as per dt-bindings which was removed in previous series. -- Fix typo errors. -- Update wcd codec pin control properties in board specific files. Changes Since V7: -- Remove redundant interrupt names in soundwire node. -- Fix typo errors. -- Remove redundant reg property in sound node. -- Rebased on top of latest kernel tip. Changes Since V6: -- Modify link-names and audio routing in a sound node. -- Move amp_en pin control node to appropriate consumer patch. -- Split patches as per digital macro codecs and board specific codecs and sort it. -- Modify label and node names to lpass specific. Changes Since V5: -- Move soc specific bolero digital codec nodes to soc specific file. -- Bring wcd938x codec reset pin control and US/EURO HS selection nodes from other series. -- Change node name and remove redundant status property in sound node. Changes Since V4: -- Update nodes in sorting order. -- Update DTS node names as per dt-bindings. -- Update Node properties in proper order. -- Update missing pinctrl properties like US/EURO HS selection, wcd reset control. -- Remove redundant labels. -- Remove unused size cells and address cells in tx macro node. -- Keep all same nodes at one place, which are defined in same file. -- Add max98360a codec node to herobrine board specific targets. Changes Since V3: -- Move digital codec macro nodes to board specific dtsi file. -- Update pin controls in lpass cpu node. -- Update dependency patch list. -- Create patches on latest kernel. Changes Since V2: -- Add power domains to digital codec macro nodes. -- Change clock node usage in lpass cpu node. -- Add codec mem clock to lpass cpu node. -- Modify the node names to be generic. -- Move sound and codec nodes to root node. -- sort dai links as per reg. -- Fix typo errors. Changes Since V1: -- Update the commit message of cpu node patch. -- Add gpio control property to support Euro headset in wcd938x node. -- Fix clock properties in lpass cpu and digital codec macro node. Srinivasa Rao Mandadapu (12): arm64: dts: qcom: sc7280: Add nodes for soundwire and va tx rx digital macro codecs arm64: dts: qcom: sc7280: Enable digital codecs and soundwire for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Enable digital codecs and soundwire for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add wcd9385 codec node for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Add wcd9385 codec node for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add max98360a codec for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: herobrine: Add max98360a codec node arm64: dts: qcom: sc7280: Add lpass cpu node arm64: dts: qcom: sc7280: Enable lpass cpu node for CRD 1.0/2.0 and IDP boards. arm64: dts: qcom: sc7280: Enable lpass cpu node for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add sound node for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Add sound node for CRD 3.0/3.1 arch/arm64/boot/dts/qcom/sc7280-crd-r3.dts | 37 ++++ arch/arm64/boot/dts/qcom/sc7280-herobrine-crd.dts | 150 +++++++++++++++ arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 8 + arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 217 ++++++++++++++++++++++ arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi | 74 ++++++++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 190 +++++++++++++++++++ 6 files changed, 676 insertions(+) -- 2.7.4