Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18;
Date:   Thu, 19 May 2022 18:03:14 +0400
From:   Yassine Oudjana <yassine.oudjana@gmail.com>
Subject: Re: [PATCH 0/6] clk: mediatek: Improvements to simple probe/remove
 and reset controller unregistration
To:     Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Matthias Brugger <matthias.bgg@gmail.com>,
        Philipp Zabel <p.zabel@pengutronix.de>
Cc:     Yassine Oudjana <y.oudjana@protonmail.com>,
        Chen-Yu Tsai <wenst@chromium.org>,
        Miles Chen <miles.chen@mediatek.com>,
        AngeloGioacchino Del Regno 
        <angelogioacchino.delregno@collabora.com>,
        Chun-Jie Chen <chun-jie.chen@mediatek.com>,
        =?iso-8859-1?q?Jos=E9_Exp=F3sito?= <jose.exposito89@gmail.com>,
        Rex-BC Chen <rex-bc.chen@mediatek.com>,
        linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        ~postmarketos/upstreaming@lists.sr.ht
Message-Id: <E1V4CR.LC9T17R2IY1M2@gmail.com>
In-Reply-To: <20220519134728.456643-1-y.oudjana@protonmail.com>
References: <20220519134728.456643-1-y.oudjana@protonmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii; format=flowed
Precedence: bulk


On Thu, May 19 2022 at 17:47:22 +0400, Yassine Oudjana 
<yassine.oudjana@gmail.com> wrote:
> This series started as part of an earlier series adding support for 
> the main
> clock controllers on MediaTek MT6735[1]. It has since been split off 
> and
> expanded. It adds a new function to unregister a reset controller and 
> expands
> the mtk_clk_simple_probe/remove functions to support the main 5 types 
> of clocks:
> - PLLs		(new)
> - Fixed clocks	(new)
> - Fixed factors	(new)
> - Muxes		(new)
> - Gates		(supported previously)
> This should allow it to be used in most clock drivers, resulting in 
> reduced
> code duplication. It will be used in MT6735 clock drivers in the 
> upcoming v2
> of the MT6735 main clock controller series.
> 
> Dependencies:
> - clk: mediatek: Move to struct clk_hw provider APIs (series)
>   
> https://patchwork.kernel.org/project/linux-mediatek/cover/20220510104804.544597-1-wenst@chromium.org/
> - Cleanup MediaTek clk reset drivers and support MT8192/MT8195 
> (series)
>   
> https://patchwork.kernel.org/project/linux-mediatek/cover/20220503093856.22250-1-rex-bc.chen@mediatek.com/
> - Export required symbols to compile clk drivers as module (single 
> patch)
>   
> https://patchwork.kernel.org/project/linux-mediatek/patch/20220518111652.223727-7-angelogioacchino.delregno@collabora.com/
> 
> Yassine Oudjana (6):
>   clk: mediatek: gate: Export mtk_clk_register_gates_with_dev
>   clk: mediatek: Use mtk_clk_register_gates_with_dev in simple probe
>   clk: mediatek: reset: Return reset data pointer on register
>   clk: mediatek: reset: Implement mtk_unregister_reset_controller() 
> API
>   clk: mediatek: Unregister reset controller on simple remove
>   clk: mediatek: Add support for other clock types in simple
>     probe/remove
> 
>  drivers/clk/mediatek/clk-gate.c   |   1 +
>  drivers/clk/mediatek/clk-mt8192.c |   7 +-
>  drivers/clk/mediatek/clk-mtk.c    | 123 
> +++++++++++++++++++++++++-----
>  drivers/clk/mediatek/clk-mtk.h    |  22 +++++-
>  drivers/clk/mediatek/reset.c      |  41 ++++++----
>  drivers/clk/mediatek/reset.h      |  20 +++--
>  6 files changed, 167 insertions(+), 47 deletions(-)
> 
> --
> 2.36.1
> 

Replying since there is a missing reference:

[1] 
https://patchwork.kernel.org/project/linux-clk/cover/20220504122601.335495-1-y.oudjana@protonmail.com/