Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp3183219ioo; Tue, 24 May 2022 15:28:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxm631hPcUifLlXI28na2wEhl2tTH8bW5AK7DfcoZchhz4wzo8zP9NT4R2qhinXP+z2PPL0 X-Received: by 2002:a17:90b:240e:b0:1e0:775b:f8fc with SMTP id nr14-20020a17090b240e00b001e0775bf8fcmr5527467pjb.132.1653431294253; Tue, 24 May 2022 15:28:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653431294; cv=none; d=google.com; s=arc-20160816; b=BAabYahhL7kgHcTqNgYGfATREMK1TQlnzPoSeOE0Q6orbQO/lHW+8to9Im5FxSB1rA GkWpJmrITDiNfaLvLuAx9IGrAfqBmYrRC/bIKsf/gXLJF9kwSgQTK+Q7QOnHhWwIgOCF 3qCjfvTPiUNkoenIHoSyjutMlRU0n/k5UzJd3IjF3UJxsA37BzRUyhJf7U2JjCz/k5SQ IOroxGJ9FjEBjDVkhiKkib59Ac3UkWUSDV6ARS/R3f0l6a0M/feQjHo1wdRaCcKK+gCM M+2gRaK5HBAQDbNOqjhonqa0p419S1+lOwQG7BIMNItGxMqE0TBWIEQUtRmf10NRgehq m4qA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=ulsJuHEbmU6H809aZthX3kkbkskOpWkTXlpj3AKF9nM=; b=PCYIX2oP7MZ9DQ53o34RXC/0RLFzFzW6l/0KEKJqKgDDA4vBCk6ncv2hFo0GcBCc0I G69bbfdBOa3VyASiPSvTSyC8YqfIGzdpbA8Z8IGWgZ4kMgxMTP3mG4Jy52tmxTCzvxGR 190GHPctFA6PKMAs4edLx28E99NmrUtai/PpUbORjQaRNvKPRbIEJjcatz6S8F8hE5qQ Nz9wKU4jyd84e+j7seNWfGhOf6UO3yHpT2UeHJczZ/3/YBoiWXv3extYzDaajAlF+hZu k3rJxiV19NApIl+IzgcevFzbGkrcROgxS4L3QMNkuIwPBHKEXrRXBhMDwhPTydWcFzue JRYQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QHvEpE8z; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j12-20020a170903024c00b0015d3a9ee940si16310605plh.149.2022.05.24.15.28.02; Tue, 24 May 2022 15:28:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QHvEpE8z; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236731AbiEXL6p (ORCPT + 99 others); Tue, 24 May 2022 07:58:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50400 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232845AbiEXL6j (ORCPT ); Tue, 24 May 2022 07:58:39 -0400 Received: from mail-yw1-x1136.google.com (mail-yw1-x1136.google.com [IPv6:2607:f8b0:4864:20::1136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E5014633A5 for ; Tue, 24 May 2022 04:58:37 -0700 (PDT) Received: by mail-yw1-x1136.google.com with SMTP id 00721157ae682-2ff90e0937aso104213357b3.4 for ; Tue, 24 May 2022 04:58:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=ulsJuHEbmU6H809aZthX3kkbkskOpWkTXlpj3AKF9nM=; b=QHvEpE8zGci+s/j7msNSc9rDw23ZG7U2OLBhPrjkPsHcyVVKEAJQAf7u2/FpqfTjZ+ ZCnKkHJN/DLT8C3lRFrn1xSJGQsETmZbk+3iDRZ0UzY14mDwGDFhCmodEAN9UXqADvig OtW5npBu8nXcadIDHDmt+N9LlUXQ8t9AHAPTojvnc9xr5RvDwlC14OMBu2N8uJCm4ems uW8fkxtH5Ds5boX/++zBTlbrlJlnmn/w3oha418YUitpkMGGdqAOUg1erYfKYuBXy4Fb 5ukxfqHtGn5I3yMVbn/dBTVKbTxK2+1XICUhiUg+gH55roK6DL1OlLNyjSRPkLwA6zjm dHPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=ulsJuHEbmU6H809aZthX3kkbkskOpWkTXlpj3AKF9nM=; b=B00jXQdmyeOnJ8mDplzymRqETaXs8JzNmASJ1smHtehwwVHE0VGzuFFVwUkCed9AFg B2nGcDF8/VlK16DJHI/IF+nXC3rkbgY628y7/ycem/0GTNA2CIrTyBZ9K00xl0jJACTz +k/ZLZAAgpWazHYSYCW1wcn7sokUj5ybLVFmMR8Af8E5PjpId3WjiondunHZTOC3ob6r 1HOp1yrDtDfRxj0GiabLheOweXNh0ad84q6TPkc/uMApsxOf/ZenOBeKMdnhUrxBXrjq 5DOtgIYge2rBbxuMoAPW2t/NB5Z3IPOosvS5GBUI8RnYfafRYhkiJIwXL4xINjt2/2zy vt5g== X-Gm-Message-State: AOAM532Ykg3FQqRHlj+5Sk8vbNKMiZ3h9x1R3EYz87pjjodNTllhTNVi FqkLbrjluEuKfVyoOkhbkyND8U7ir0FSICKX3qqxfA== X-Received: by 2002:a0d:f743:0:b0:2fe:e466:a482 with SMTP id h64-20020a0df743000000b002fee466a482mr28731967ywf.151.1653393517194; Tue, 24 May 2022 04:58:37 -0700 (PDT) MIME-Version: 1.0 References: <20220523174238.28942-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <20220523174238.28942-6-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: From: Linus Walleij Date: Tue, 24 May 2022 13:58:25 +0200 Message-ID: Subject: Re: [PATCH v5 5/5] pinctrl: renesas: pinctrl-rzg2l: Add IRQ domain to handle GPIO interrupt To: "Lad, Prabhakar" Cc: Marc Zyngier , Hans Verkuil , Lad Prabhakar , Geert Uytterhoeven , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Bartosz Golaszewski , Thierry Reding , Jonathan Hunter , Bjorn Andersson , Andy Gross , Philipp Zabel , Andy Shevchenko , "open list:GPIO SUBSYSTEM" , linux-tegra , linux-arm-msm , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , LKML , Linux-Renesas , Phil Edworthy , Biju Das Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, May 24, 2022 at 12:21 PM Lad, Prabhakar wrote: > Since currently there is no other way to release the resources which are allocated in > child_to_parent_hwirq()/populate_parent_alloc_arg() callbacks the free callback is > overridden and the bitmap is released there. > > Let me know if there is any other better approach on handling the above and if it > can be moved into irqchip instead of irqdomain. I have no idea, as long as Marc Z ACKs the patch, it is good for me, the irqchip intrinsics has burnt me more than once. (Says the guy who constructed pin control, yeah I know my code isn't better!) Yours, Linus Walleij