Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp3280835ioo; Tue, 24 May 2022 18:43:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPiQpNp83x2JDiol13/2bvLXyeBF59YeSY9lSw152rxHsY4IcQ4seODJK0ipBgVabd8QSW X-Received: by 2002:a17:907:a0c8:b0:6fe:b73c:193f with SMTP id hw8-20020a170907a0c800b006feb73c193fmr19084684ejc.11.1653443031463; Tue, 24 May 2022 18:43:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653443031; cv=none; d=google.com; s=arc-20160816; b=Y35SPySwz4fsiEuXV63bIvG8uhYq57JnwESbmHcudoCx1OzB5uqo6y7WABBz/lCrK9 U3w91O4t+CShig0TI6QZLUbAMxkBZeUo/ntaUtaLX0f2GeYo1BIIJxCyHAkHmpIuarvl o2HSTCMIuYLvzfRlvK406psrAw85pPcwiDKfNNKd0TiEbdNWH4aMTJlazNNz0Vql2FlE qGbha1fZXkE2HsMMhkd69dfUEtil+/gcPOcqY7gCkPQvGPVEor0H/XTzRyn8OXIqWBBO 6QqGruU25vFrvs09huW26l6J+x16BACglE2LGVc9srePwhjl7PHpwryJzvlAWd4BnUV3 hXDg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ZUNbIM3O9IVgMuURLoH1enWN67UzqQk+sae4XN4TllE=; b=K+E+fPJ3blPihuy/Cfec9R7Tbj0ftI1ZSOGDPbtR8raxGlMZ/TnKk7pfbwHeqp/KON 5Wch3uyey0bD1vDWAYweMYgJ1SPI2huvzqwNtJIOCiJTu510rOKp07wG1tUaoxD6ytba j4NaQHpZRGNK6KWWsNZHerVi97Ad8dEO93lNYnBNrjcUsZFAD0zUtEkJ2b1vobfeRvvy 5GWeBdTtnXwodlVbgBpr35F6ABo2m7+3tA9XxzQZN2syDS9c0iisdr4o+h2zGkNe11q2 5zfqkeNG9gwjPBAgNG19xKvufakPrv6wpkLsfBsEk8CRLQniVDdMyBVPsR73QFJZ85ik DMwg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=i5W5Hr3T; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ht16-20020a170907609000b006f4fe0c838bsi293950ejc.270.2022.05.24.18.43.24; Tue, 24 May 2022 18:43:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=i5W5Hr3T; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240668AbiEXTOK (ORCPT + 99 others); Tue, 24 May 2022 15:14:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59884 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240532AbiEXTOJ (ORCPT ); Tue, 24 May 2022 15:14:09 -0400 Received: from mail-ej1-x62b.google.com (mail-ej1-x62b.google.com [IPv6:2a00:1450:4864:20::62b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C37275DE5E for ; Tue, 24 May 2022 12:14:05 -0700 (PDT) Received: by mail-ej1-x62b.google.com with SMTP id n10so37292165ejk.5 for ; Tue, 24 May 2022 12:14:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=ZUNbIM3O9IVgMuURLoH1enWN67UzqQk+sae4XN4TllE=; b=i5W5Hr3TnPWdLCB0yyT/B6rlkC5BY9u1hPBetlVyy3/9wyZlcUkPyuq/uZSfouPrmj 7zxfYmw6VMvMW77zOYDZ/46ckoGLiX0+vMRvUhyuch4GzskvhC87e5ogtTmLSPEC6o0I 21TVLo5M+A2PIcQZZyZMpG2Femy4fhFEH8E3dmUZJkyGmdk6XnDbkiBDd73wKI6lPC70 X5iU8RSEqhnVQ+0JAI94/8SuDk0KklDE+92ihtHb8Vwd6ccdyf411ykhpqCg7eyeYHaD xVUJQ2aQK850GVmNVJdJFsx+fJwqqXLNIf6NWV+VVI7JGjsaeBDbp7b4gtICECuv4fY1 PCgA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ZUNbIM3O9IVgMuURLoH1enWN67UzqQk+sae4XN4TllE=; b=I13Cq/bDZtAIBpN6OKUNABn3E2Q+V/6TNtSTC7+iVAz0KNOM5eZWHlONDzc+wfk1jT 22LmupeRQAKrZUOswsGosZnLHPlQuWFZGTAPsKbqVwm/zJt7fsCEjabg+V6maifJWJKn rmdAmSkTxBGqe/16Jd65GjyHrEQsHK3YZgayFNF9KGHvuPkit7oPa9DTo5AX549Vogzd RtD0Rjw3sdOLBnU3lBMMcV5OtLdA49Xp06btJm+JvGGJmkpAhYa2KX1dB/aUF0hMvXI2 yDPxwSSmigqjS4lOFgK44HZVtUB6V99KbphLd9dttFg5tBf+tLY4O56m19WrwWtXdg1m 7IXg== X-Gm-Message-State: AOAM5308dZtXFRSe9wqzi0hlTiBqEwuwz9pU//QfkiMlKPv9kVCb4KPw x0OlBjR1GZBUmrXE+ALQD6U= X-Received: by 2002:a17:906:d552:b0:6f5:942e:bc5f with SMTP id cr18-20020a170906d55200b006f5942ebc5fmr25761129ejc.110.1653419644250; Tue, 24 May 2022 12:14:04 -0700 (PDT) Received: from kista.localnet (213-161-3-76.dynamic.telemach.net. [213.161.3.76]) by smtp.gmail.com with ESMTPSA id r17-20020a056402019100b0042abf2affebsm9767860edv.67.2022.05.24.12.14.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 May 2022 12:14:03 -0700 (PDT) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: Roman Stratiienko Cc: mripard@kernel.org, wens@csie.org, airlied@linux.ie, Daniel Vetter , Samuel Holland , dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, megi@xff.cz Subject: Re: Re: Re: [PATCH] drm/sun4i: Fix blend registers corruption for DE2.0/DE3.0 Date: Tue, 24 May 2022 21:14:02 +0200 Message-ID: <3174733.44csPzL39Z@kista> In-Reply-To: References: <20220524135249.49993-1-roman.o.stratiienko@globallogic.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Dne torek, 24. maj 2022 ob 19:14:35 CEST je Roman Stratiienko napisal(a): > By the way, not related to this issue: >=20 > I cherry-picked > https://patchwork.kernel.org/project/dri-devel/patch/20220424162633.12369= =2D9-samuel@sholland.org/ > and got a blank FB console on OPI3. > Can you check it please? Reply to that patch and we'll talk. Best regards, Jernej >=20 > Regards, > Roman >=20 >=20 >=20 > =D0=B2=D1=82, 24 =D0=BC=D0=B0=D1=8F 2022 =D0=B3. =D0=B2 20:10, Roman Stra= tiienko : > > > > Please draft a test for the zpos issue you're mentioning. > > > > It's very easy to do with kmsxx using python wrapper. > > > > Or explain steps to reproduce here, I will write it by myself. > > > > Thanks. > > Regards > > Roman > > > > =D0=B2=D1=82, 24 =D0=BC=D0=B0=D1=8F 2022 =D0=B3. =D0=B2 19:21, Jernej = =C5=A0krabec : > > > > > > Dne torek, 24. maj 2022 ob 17:31:13 CEST je Roman Stratiienko=20 napisal(a): > > > > NAK for this. Further testing showed such an approach is not reliab= le > > > > due to .atomic_update() callback called only in case planes have so= me > > > > changes. > > > > > > Additionally, I think it would be better to fix underlaying zpos issu= e=20 first > > > (attempted many times) and then worry about blending. > > > > > > Best regards, > > > Jernej > > > > > > > > > > > =D0=B2=D1=82, 24 =D0=BC=D0=B0=D1=8F 2022 =D0=B3. =D0=B2 16:52, Roma= n Stratiienko=20 : > > > > > > > > > > Corruption happens when plane zpos is updated > > > > > > > > > > Example scenario: > > > > > > > > > > Initial frame blender state: > > > > > PLANE_ZPOS =3D {0, 1, 2, 3} > > > > > BLD_ROUTE =3D {0, 1, 2, 0} > > > > > BLD_EN =3D {1, 1, 1, 0} > > > > > > > > > > New frame commit (Only ZPOS has been changed): > > > > > > > > > > PLANE_ZPOS =3D {0->2, 1->0, 2->1, 3} > > > > > > > > > > Expected results after plane state update: > > > > > Z0 Z1 Z2 Z3 > > > > > BLD_ROUTE =3D {1, 2, 0, 0} > > > > > BLD_EN =3D {1, 1, 1, 0} > > > > > > > > > > What is currently happening: > > > > > > > > > > 1. sun8i_vi_layer_enable(enabled=3Dtrue, zpos=3D2, old_zpos=3D0): > > > > > BLD_ROUTE =3D {1->0, 1, 2->0, 0} > > > > > BLD_EN =3D {1->0, 1, 1->1, 0} > > > > > > > > > > 2. sun8i_ui_layer_enable(enabled=3Dtrue, zpos=3D0, old_zpos=3D1): > > > > > BLD_ROUTE =3D {0->1, 1->0, 0, 0} > > > > > BLD_EN =3D {0->1, 1->0, 1, 0} > > > > > > > > > > 3. sun8i_ui_layer_enable(enabled=3Dtrue, zpos=3D1, old_zpos=3D2): > > > > > BLD_ROUTE =3D {1, 0->2, 0->0, 0} > > > > > BLD_EN =3D {1, 0->2, 1->0, 0} > > > > > > > > > > After updating of all the planes we are ending up with BLD_EN[2]= =3D0, > > > > > which makes this channel disabled. > > > > > > > > > > To fix this issue, clear BLEND registers before updating the plan= es > > > > > and do not clear the old state while processing every plane. > > > > > > > > > > Signed-off-by: Roman Stratiienko=20 > > > > > --- > > > > > drivers/gpu/drm/sun4i/sun8i_mixer.c | 16 +++++++++++++++ > > > > > drivers/gpu/drm/sun4i/sun8i_ui_layer.c | 28 +++ +---------------------- > > > > > drivers/gpu/drm/sun4i/sun8i_vi_layer.c | 28 +++ +---------------------- > > > > > 3 files changed, 24 insertions(+), 48 deletions(-) > > > > > > > > > > diff --git a/drivers/gpu/drm/sun4i/sun8i_mixer.c b/drivers/gpu/dr= m/ sun4i/ > > > sun8i_mixer.c > > > > > index f5e8aeaa3cdf..004377a000fc 100644 > > > > > --- a/drivers/gpu/drm/sun4i/sun8i_mixer.c > > > > > +++ b/drivers/gpu/drm/sun4i/sun8i_mixer.c > > > > > @@ -248,6 +248,21 @@ int sun8i_mixer_drm_format_to_hw(u32 format,= =20 u32 > > > *hw_format) > > > > > return -EINVAL; > > > > > } > > > > > > > > > > +static void sun8i_atomic_begin(struct sunxi_engine *engine, > > > > > + struct drm_crtc_state *old_state) > > > > > +{ > > > > > + struct sun8i_mixer *mixer =3D engine_to_sun8i_mixer(engin= e); > > > > > + u32 bld_base =3D sun8i_blender_base(mixer); > > > > > + > > > > > + regmap_write(engine->regs, > > > > > + SUN8I_MIXER_BLEND_PIPE_CTL(bld_base), > > > > > + 0); > > > > > + > > > > > + regmap_write(engine->regs, > > > > > + SUN8I_MIXER_BLEND_ROUTE(bld_base), > > > > > + 0); > > > > > +} > > > > > + > > > > > static void sun8i_mixer_commit(struct sunxi_engine *engine) > > > > > { > > > > > DRM_DEBUG_DRIVER("Committing changes\n"); > > > > > @@ -299,6 +314,7 @@ static struct drm_plane=20 **sun8i_layers_init(struct > > > drm_device *drm, > > > > > } > > > > > > > > > > static const struct sunxi_engine_ops sun8i_engine_ops =3D { > > > > > + .atomic_begin =3D sun8i_atomic_begin, > > > > > .commit =3D sun8i_mixer_commit, > > > > > .layers_init =3D sun8i_layers_init, > > > > > }; > > > > > diff --git a/drivers/gpu/drm/sun4i/sun8i_ui_layer.c b/drivers/gpu/ drm/ > > > sun4i/sun8i_ui_layer.c > > > > > index 7845c2a53a7f..b294a882626a 100644 > > > > > --- a/drivers/gpu/drm/sun4i/sun8i_ui_layer.c > > > > > +++ b/drivers/gpu/drm/sun4i/sun8i_ui_layer.c > > > > > @@ -24,8 +24,7 @@ > > > > > #include "sun8i_ui_scaler.h" > > > > > > > > > > static void sun8i_ui_layer_enable(struct sun8i_mixer *mixer, int= =20 channel, > > > > > - int overlay, bool enable, unsig= ned=20 int > > > zpos, > > > > > - unsigned int old_zpos) > > > > > + int overlay, bool enable, unsig= ned=20 int > > > zpos) > > > > > { > > > > > u32 val, bld_base, ch_base; > > > > > > > > > > @@ -44,18 +43,6 @@ static void sun8i_ui_layer_enable(struct=20 sun8i_mixer > > > *mixer, int channel, > > > > > SUN8I_MIXER_CHAN_UI_LAYER_ATTR(ch_base, > > > overlay), > > > > > SUN8I_MIXER_CHAN_UI_LAYER_ATTR_EN, val= ); > > > > > > > > > > - if (!enable || zpos !=3D old_zpos) { > > > > > - regmap_update_bits(mixer->engine.regs, > > > > > - =20 SUN8I_MIXER_BLEND_PIPE_CTL(bld_base), > > > > > - > > > SUN8I_MIXER_BLEND_PIPE_CTL_EN(old_zpos), > > > > > - 0); > > > > > - > > > > > - regmap_update_bits(mixer->engine.regs, > > > > > - =20 SUN8I_MIXER_BLEND_ROUTE(bld_base), > > > > > - > > > SUN8I_MIXER_BLEND_ROUTE_PIPE_MSK(old_zpos), > > > > > - 0); > > > > > - } > > > > > - > > > > > if (enable) { > > > > > val =3D SUN8I_MIXER_BLEND_PIPE_CTL_EN(zpos); > > > > > > > > > > @@ -291,31 +278,24 @@ static int sun8i_ui_layer_atomic_check(stru= ct > > > drm_plane *plane, > > > > > static void sun8i_ui_layer_atomic_disable(struct drm_plane *plan= e, > > > > > struct drm_atomic_state= =20 *state) > > > > > { > > > > > - struct drm_plane_state *old_state =3D > > > drm_atomic_get_old_plane_state(state, > > > > > - > > > plane); > > > > > struct sun8i_ui_layer *layer =3D=20 plane_to_sun8i_ui_layer(plane); > > > > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > > > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > > > > > > > - sun8i_ui_layer_enable(mixer, layer->channel, layer->overl= ay, > > > false, 0, > > > > > - old_zpos); > > > > > + sun8i_ui_layer_enable(mixer, layer->channel, layer->overl= ay, > > > false, 0); > > > > > } > > > > > > > > > > static void sun8i_ui_layer_atomic_update(struct drm_plane *plane, > > > > > struct drm_atomic_state= =20 *state) > > > > > { > > > > > - struct drm_plane_state *old_state =3D > > > drm_atomic_get_old_plane_state(state, > > > > > - > > > plane); > > > > > struct drm_plane_state *new_state =3D > > > drm_atomic_get_new_plane_state(state, > > > > > > > > plane); > > > > > struct sun8i_ui_layer *layer =3D=20 plane_to_sun8i_ui_layer(plane); > > > > > unsigned int zpos =3D new_state->normalized_zpos; > > > > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > > > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > > > > > > > if (!new_state->visible) { > > > > > sun8i_ui_layer_enable(mixer, layer->channel, > > > > > - layer->overlay, false, 0,=20 old_zpos); > > > > > + layer->overlay, false, 0); > > > > > return; > > > > > } > > > > > > > > > > @@ -328,7 +308,7 @@ static void sun8i_ui_layer_atomic_update(stru= ct > > > drm_plane *plane, > > > > > sun8i_ui_layer_update_buffer(mixer, layer->channel, > > > > > layer->overlay, plane); > > > > > sun8i_ui_layer_enable(mixer, layer->channel, layer->overl= ay, > > > > > - true, zpos, old_zpos); > > > > > + true, zpos); > > > > > } > > > > > > > > > > static const struct drm_plane_helper_funcs=20 sun8i_ui_layer_helper_funcs =3D > > > { > > > > > diff --git a/drivers/gpu/drm/sun4i/sun8i_vi_layer.c b/drivers/gpu/ drm/ > > > sun4i/sun8i_vi_layer.c > > > > > index bb7c43036dfa..4653244b2fd8 100644 > > > > > --- a/drivers/gpu/drm/sun4i/sun8i_vi_layer.c > > > > > +++ b/drivers/gpu/drm/sun4i/sun8i_vi_layer.c > > > > > @@ -18,8 +18,7 @@ > > > > > #include "sun8i_vi_scaler.h" > > > > > > > > > > static void sun8i_vi_layer_enable(struct sun8i_mixer *mixer, int= =20 channel, > > > > > - int overlay, bool enable, unsig= ned=20 int > > > zpos, > > > > > - unsigned int old_zpos) > > > > > + int overlay, bool enable, unsig= ned=20 int > > > zpos) > > > > > { > > > > > u32 val, bld_base, ch_base; > > > > > > > > > > @@ -38,18 +37,6 @@ static void sun8i_vi_layer_enable(struct=20 sun8i_mixer > > > *mixer, int channel, > > > > > SUN8I_MIXER_CHAN_VI_LAYER_ATTR(ch_base, > > > overlay), > > > > > SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN, val= ); > > > > > > > > > > - if (!enable || zpos !=3D old_zpos) { > > > > > - regmap_update_bits(mixer->engine.regs, > > > > > - =20 SUN8I_MIXER_BLEND_PIPE_CTL(bld_base), > > > > > - > > > SUN8I_MIXER_BLEND_PIPE_CTL_EN(old_zpos), > > > > > - 0); > > > > > - > > > > > - regmap_update_bits(mixer->engine.regs, > > > > > - =20 SUN8I_MIXER_BLEND_ROUTE(bld_base), > > > > > - > > > SUN8I_MIXER_BLEND_ROUTE_PIPE_MSK(old_zpos), > > > > > - 0); > > > > > - } > > > > > - > > > > > if (enable) { > > > > > val =3D SUN8I_MIXER_BLEND_PIPE_CTL_EN(zpos); > > > > > > > > > > @@ -395,31 +382,24 @@ static int sun8i_vi_layer_atomic_check(stru= ct > > > drm_plane *plane, > > > > > static void sun8i_vi_layer_atomic_disable(struct drm_plane *plan= e, > > > > > struct drm_atomic_state= =20 *state) > > > > > { > > > > > - struct drm_plane_state *old_state =3D > > > drm_atomic_get_old_plane_state(state, > > > > > - > > > plane); > > > > > struct sun8i_vi_layer *layer =3D=20 plane_to_sun8i_vi_layer(plane); > > > > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > > > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > > > > > > > - sun8i_vi_layer_enable(mixer, layer->channel, layer->overl= ay, > > > false, 0, > > > > > - old_zpos); > > > > > + sun8i_vi_layer_enable(mixer, layer->channel, layer->overl= ay, > > > false, 0); > > > > > } > > > > > > > > > > static void sun8i_vi_layer_atomic_update(struct drm_plane *plane, > > > > > struct drm_atomic_state= =20 *state) > > > > > { > > > > > - struct drm_plane_state *old_state =3D > > > drm_atomic_get_old_plane_state(state, > > > > > - > > > plane); > > > > > struct drm_plane_state *new_state =3D > > > drm_atomic_get_new_plane_state(state, > > > > > > > > plane); > > > > > struct sun8i_vi_layer *layer =3D=20 plane_to_sun8i_vi_layer(plane); > > > > > unsigned int zpos =3D new_state->normalized_zpos; > > > > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > > > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > > > > > > > if (!new_state->visible) { > > > > > sun8i_vi_layer_enable(mixer, layer->channel, > > > > > - layer->overlay, false, 0,=20 old_zpos); > > > > > + layer->overlay, false, 0); > > > > > return; > > > > > } > > > > > > > > > > @@ -432,7 +412,7 @@ static void sun8i_vi_layer_atomic_update(stru= ct > > > drm_plane *plane, > > > > > sun8i_vi_layer_update_buffer(mixer, layer->channel, > > > > > layer->overlay, plane); > > > > > sun8i_vi_layer_enable(mixer, layer->channel, layer->overl= ay, > > > > > - true, zpos, old_zpos); > > > > > + true, zpos); > > > > > } > > > > > > > > > > static const struct drm_plane_helper_funcs=20 sun8i_vi_layer_helper_funcs =3D > > > { > > > > > -- > > > > > 2.30.2 > > > > > > > > > > > > > > > >=20