Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp3319477ioo; Tue, 24 May 2022 20:07:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzL05h4Ax9Y66mVF+9dd3Nx7Ir3hQsXL8pYPHqngxsp8qWRJv6dJhC+FC79ukBerJnJL3nB X-Received: by 2002:a05:6402:144a:b0:42a:b141:b220 with SMTP id d10-20020a056402144a00b0042ab141b220mr32772008edx.10.1653448061649; Tue, 24 May 2022 20:07:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653448061; cv=none; d=google.com; s=arc-20160816; b=Xh6fhSJT1OOdw1Z0A2jJ649koWdPtLkzzQwEbPje3V4wAiAS6ZtdwIyyUC8uf0QpmF Ydxwn6yPRVv+3gpSpd4yW0Jj8vsjNL68mIjMI2nCNiyVlzWH7hUs+5y335hZh8/4oKzK 9tTr2RMchIby7oqgbLeZUodaDg9ZYi1vWO0AmPzRt5/eTjnZ/oFA8Z7eFsSqHbEAg6cQ PleWSZQx/b4AkYuCCjZ9TsdVHl9muCWJty3J7i0CD3jRSKsTvhcTpb7dehElBeW6oeDD jpMozK/0KZ2gKb/uF45GOYLruqzUnVcOqVhBHm6OIlCuDppT9wwXfymT32x9eYAqztaM VO5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from:dkim-signature; bh=YHbf01JoDsojhLj2/S6FKhSPRlY6LzPLJ9ENwzyOdpo=; b=bQdr1thlAmE5X+ItEhmc3GV8xhuyE4hR8VUz5QDHSzf58yTVw9FxAoUGadR+UqvrnH hU5P+eLtQO4MSz/xPXfJ1H98E0QRFc7F/jgpwFTNGZ+NwGmoNUaGaSX5vPf4uU1rORLB tf7I5jXOJpvSysfskOgWm8r4KGXhs2fcaZc90MKNYpToobmezFRRzpoRCK3lQkPoCSZu SjR7DwjWITo27LkZV5vwfkpfWcfK2jbWSXiujf45GyhFro1ma6w7U6fJExlDdy4OQeS3 xtuIo0ScrR8zq6FTJKp9IFVrGUGHLNdm0uXGGeN2q1ImNVtP4fXYEXSyr/cWzIdHOHwS 0iVQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b=rioiPkD7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id gj19-20020a170907741300b006f8947581b5si17389655ejc.656.2022.05.24.20.07.15; Tue, 24 May 2022 20:07:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b=rioiPkD7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237133AbiEXMFU (ORCPT + 99 others); Tue, 24 May 2022 08:05:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58590 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237126AbiEXMFT (ORCPT ); Tue, 24 May 2022 08:05:19 -0400 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A52A4644D8 for ; Tue, 24 May 2022 05:05:17 -0700 (PDT) Received: by mail-wr1-x430.google.com with SMTP id u3so25420213wrg.3 for ; Tue, 24 May 2022 05:05:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=from:to:cc:subject:in-reply-to:references:date:message-id :mime-version; bh=YHbf01JoDsojhLj2/S6FKhSPRlY6LzPLJ9ENwzyOdpo=; b=rioiPkD7x119qEICbx6yUaJLCZg+w8s7FAfTSMngo4hzEia3J5zdwt+Ig98NCm2HF7 TD5rs7+gdL00jvmlB37lmdUqwsCBwlppYpX9pIMP9Ubj/bD9PhS5zgQHauPwZDUfhhqx yPIpRSnmW7cU5E8gJUaTcKC4O9x9kbpW+uttrATZAzu6gfKXt9vxNd4Drbt+jorQ3LmP lvLfGb+zw/LkSDhcYa3b/1RYXTGvlhlmmNweQEL3Lngp5YWQ/aRvTTwib3iRWSEMc+Mc 7YQNnOw6u8AEAyIOgkQMHOG19AT6pRbMTc9grrZPYXXdma6As+H1xofPaTuduSpmRfB+ +0lw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:in-reply-to:references:date :message-id:mime-version; bh=YHbf01JoDsojhLj2/S6FKhSPRlY6LzPLJ9ENwzyOdpo=; b=75kPEf7cCquhr4Z0dEhPoNzIApUBIZwOEdNcDN+CPeJujHrFTnWeWyhg79EjOK+rIx rXHf5j/VfVdu8Kz1599AozpYuaJna0tZ05qNrPWykleG5wJZsQDXG56cbun7v6PkVlL5 3bulIKzfYLDjLiMd7K8Yrq1zE9Pw/tTd2/uFUhpuP2Zk3D0GSjazHRjg6UhHauWs3lx1 7RetufALohoXSLYCMzBptY+feEQSJdQJqsYQ+ktQYYO6dwr+zjIxyv7/zx6EsO6q/HSQ 2aUz60yA5UGif95hrK3LPEpbS//i0o+GZpIbVvDCE7+KjtVJp29Va5tGwvj8alUUAsOL GhgQ== X-Gm-Message-State: AOAM531XZka50HfFG/R0KHGRNorTNKZQuMrvt7VIehgNhDETgcCL5j9G daxE+5TDt1MY64LWXk+b42AYjg== X-Received: by 2002:adf:e58e:0:b0:20e:640d:494c with SMTP id l14-20020adfe58e000000b0020e640d494cmr23511528wrm.68.1653393916202; Tue, 24 May 2022 05:05:16 -0700 (PDT) Received: from localhost ([2a01:cb19:85e6:1900:d9b6:6217:ea92:4fe0]) by smtp.gmail.com with ESMTPSA id m7-20020adfa3c7000000b0020d0cdbf7eesm12818548wrb.111.2022.05.24.05.05.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 May 2022 05:05:15 -0700 (PDT) From: Mattijs Korpershoek To: AngeloGioacchino Del Regno , dmitry.torokhov@gmail.com Cc: matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, linux-input@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 2/3] Input: mtk-pmic-keys - Move long press debounce mask to mtk_pmic_regs In-Reply-To: <20220524093505.85438-3-angelogioacchino.delregno@collabora.com> References: <20220524093505.85438-1-angelogioacchino.delregno@collabora.com> <20220524093505.85438-3-angelogioacchino.delregno@collabora.com> Date: Tue, 24 May 2022 14:05:14 +0200 Message-ID: <87k0abdtl1.fsf@baylibre.com> MIME-Version: 1.0 Content-Type: text/plain X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On mar., mai 24, 2022 at 11:35, AngeloGioacchino Del Regno wrote: > As the second and last step of preparation to add support for more > PMICs in this driver, move the long press debounce mask to struct > mtk_pmic_regs and use that in mtk_pmic_keys_lp_reset_setup() instead > of directly using the definition. > > While at it, remove the definition for MTK_PMIC_RST_DU_SHIFT as we > are able to calculate it dynamically and spares us some unnecessary > new definitions around for future per-PMIC variations of RST_DU_MASK. > > Lastly, it was necessary to change the function signature of > mtk_pmic_keys_lp_reset_setup() to now pass a pointer to the main > mtk_pmic_regs structure, since that's where the reset debounce > mask now resides. > > This commit brings no functional changes. > > Signed-off-by: AngeloGioacchino Del Regno Reviewed-by: Mattijs Korpershoek > --- > drivers/input/keyboard/mtk-pmic-keys.c | 15 +++++++++------ > 1 file changed, 9 insertions(+), 6 deletions(-) > > diff --git a/drivers/input/keyboard/mtk-pmic-keys.c b/drivers/input/keyboard/mtk-pmic-keys.c > index 2509a349a173..6404081253ea 100644 > --- a/drivers/input/keyboard/mtk-pmic-keys.c > +++ b/drivers/input/keyboard/mtk-pmic-keys.c > @@ -19,7 +19,6 @@ > #include > > #define MTK_PMIC_RST_DU_MASK GENMASK(9, 8) > -#define MTK_PMIC_RST_DU_SHIFT 8 > #define MTK_PMIC_PWRKEY_RST BIT(6) > #define MTK_PMIC_HOMEKEY_RST BIT(5) > > @@ -48,6 +47,7 @@ struct mtk_pmic_keys_regs { > struct mtk_pmic_regs { > const struct mtk_pmic_keys_regs keys_regs[MTK_PMIC_MAX_KEY_COUNT]; > u32 pmic_rst_reg; > + u32 rst_lprst_mask; /* Long-press reset timeout bitmask */ > }; > > static const struct mtk_pmic_regs mt6397_regs = { > @@ -58,6 +58,7 @@ static const struct mtk_pmic_regs mt6397_regs = { > MTK_PMIC_KEYS_REGS(MT6397_OCSTATUS2, > 0x10, MT6397_INT_RSV, 0x8, MTK_PMIC_HOMEKEY_RST), > .pmic_rst_reg = MT6397_TOP_RST_MISC, > + .rst_lprst_mask = MTK_PMIC_RST_DU_MASK, > }; > > static const struct mtk_pmic_regs mt6323_regs = { > @@ -68,6 +69,7 @@ static const struct mtk_pmic_regs mt6323_regs = { > MTK_PMIC_KEYS_REGS(MT6323_CHRSTATUS, > 0x4, MT6323_INT_MISC_CON, 0x8, MTK_PMIC_HOMEKEY_RST), > .pmic_rst_reg = MT6323_TOP_RST_MISC, > + .rst_lprst_mask = MTK_PMIC_RST_DU_MASK, > }; > > static const struct mtk_pmic_regs mt6358_regs = { > @@ -80,6 +82,7 @@ static const struct mtk_pmic_regs mt6358_regs = { > 0x8, MT6358_PSC_TOP_INT_CON0, 0xa, > MTK_PMIC_HOMEKEY_RST), > .pmic_rst_reg = MT6358_TOP_RST_MISC, > + .rst_lprst_mask = MTK_PMIC_RST_DU_MASK, > }; > > struct mtk_pmic_keys_info { > @@ -105,7 +108,7 @@ enum mtk_pmic_keys_lp_mode { > }; > > static void mtk_pmic_keys_lp_reset_setup(struct mtk_pmic_keys *keys, > - u32 pmic_rst_reg) > + const struct mtk_pmic_regs *regs) > { > const struct mtk_pmic_keys_regs *kregs_home, *kregs_pwr; > u32 long_press_mode, long_press_debounce; > @@ -120,8 +123,8 @@ static void mtk_pmic_keys_lp_reset_setup(struct mtk_pmic_keys *keys, > if (error) > long_press_debounce = 0; > > - mask = MTK_PMIC_RST_DU_MASK; > - value = long_press_debounce << MTK_PMIC_RST_DU_SHIFT; > + mask = regs->rst_lprst_mask; > + value = long_press_debounce << (ffs(regs->rst_lprst_mask) - 1); > > error = of_property_read_u32(keys->dev->of_node, > "mediatek,long-press-mode", > @@ -147,7 +150,7 @@ static void mtk_pmic_keys_lp_reset_setup(struct mtk_pmic_keys *keys, > break; > } > > - regmap_update_bits(keys->regmap, pmic_rst_reg, mask, value); > + regmap_update_bits(keys->regmap, regs->pmic_rst_reg, mask, value); > } > > static irqreturn_t mtk_pmic_keys_irq_handler_thread(int irq, void *data) > @@ -351,7 +354,7 @@ static int mtk_pmic_keys_probe(struct platform_device *pdev) > return error; > } > > - mtk_pmic_keys_lp_reset_setup(keys, mtk_pmic_regs->pmic_rst_reg); > + mtk_pmic_keys_lp_reset_setup(keys, mtk_pmic_regs); > > platform_set_drvdata(pdev, keys); > > -- > 2.35.1