Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp4102468ioo; Wed, 25 May 2022 15:13:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwHrWfWkj94YW7zklYcLXV0IVf946Z+h/Zrhw1BFeoWY9WwziDxiI9A07jeU+5QfnpdYdIE X-Received: by 2002:a17:902:f605:b0:14f:5d75:4fb0 with SMTP id n5-20020a170902f60500b0014f5d754fb0mr34642638plg.101.1653516783305; Wed, 25 May 2022 15:13:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653516783; cv=none; d=google.com; s=arc-20160816; b=M0Ums7SPG4YWRbAh8TFRL6w18+el25h8bPbYnEzgvDKXw7ilzaH/Nc0JoNECJmsTmy zBuBkL+IpMvZAfnGSQdC+gip6vzw+a0IUlKwgZpXrBIsX8kQ9i6XUv75iT4qhIznLoLE UJryTpfMA3R3CPNazfOcuh0aUVH0NcS3F6Q6LFw0H79xL29JjxdlOMwvz/EbQ5pqh2nR xyGQrIaAnO8CnZ3OXVsEOQAWmwlew0q438TMypZgEA7B9qaCtjaXv+Y6il78M/RHgOVS Lu8hctZvKpw5b43GAKmMX0gu3HYVNpuEbHbaG3ItU1YGLHAugBRl7PfnIdbw3JwtC6AK Hs+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=6bM29bpY/71jdlbrQel2iwJKKK8Us/LpmJJm4YVlh+M=; b=PgwS21kIcTVxb9PiSA3JBuCV8Hw/hTTwbD6jTAXMaIoQmFd1fmlSQ2L0bVSda+y/dT Y7jI3n2+YwSskvToC7ahbP4AB7OXd/O0o63bDH5mH93Vs252kUgtWaEJ1apx636dYHz/ WGTSObj/mTLKWppnGdG9bi2l6/I68e6Se+yXxVRb25BRUla17B1qMR1bbj5Ug59ctZgH GgZu9gZwxVrvAKjdcfgmEWH5It2yB2CcUwCwUvWJSdznC1ee3PF2UfEiMmC1FIMCVvZs KFnlRuO5jTUVOlBDE1lMzoMqweT3PdK2HNUBbobMKiiE9UgpZQaIljbplbHExLS/wGtX htlA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b="W+1xcp/Z"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b7-20020a056a000cc700b0050d49448114si10118721pfv.286.2022.05.25.15.12.51; Wed, 25 May 2022 15:13:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b="W+1xcp/Z"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240629AbiEYLK6 (ORCPT + 99 others); Wed, 25 May 2022 07:10:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40862 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230117AbiEYLKz (ORCPT ); Wed, 25 May 2022 07:10:55 -0400 Received: from mail-ej1-x635.google.com (mail-ej1-x635.google.com [IPv6:2a00:1450:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B2DE18A325 for ; Wed, 25 May 2022 04:10:54 -0700 (PDT) Received: by mail-ej1-x635.google.com with SMTP id rq11so18847598ejc.4 for ; Wed, 25 May 2022 04:10:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=6bM29bpY/71jdlbrQel2iwJKKK8Us/LpmJJm4YVlh+M=; b=W+1xcp/Zcd/MC4E23T4a4oyTj/9bSBGcGq6DI9X4va/M5ecZShy29tcu7LYgpVpX7D 74TJlhFPaT7zmfx1rJY3/oTtZ6+ZK5uWe/0uwWX+l6bsytePcBshhhyI5u3rQUkR2K7f jVkOavworgNrJxcW7HgodojKO/ifovkRJUDhG7L5YoCrfHCbkMmX91WdrUtnWV6PlPJM s45kpLTynJH8/6oArhD+bAGRJMRtr2x3R4cdYqm/cI8WIWS5JU+CTiSlv4TqtvfEid1c ky/nxuHB5KorkViGGOUcMtXKdIbNflzIX75ZAvNrZxa1oaNe2r95KKh+tmkZigxd11Ie Oxhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=6bM29bpY/71jdlbrQel2iwJKKK8Us/LpmJJm4YVlh+M=; b=31aamoW0Kk0smwcOESKx58UJ2OdubeHpLr39z5UvBWUhq7g3aHx/X5cVenXYu0sAAF /W1ICCxVrO0+HB4PgiLQgVwd4f8h9ZRbxrNvQZqPJbhAmi5Ns1pjXZZuTOKZuK6+gJHZ bYWEi5Tcmz5YA+quHxorS7lvdJ/LyM1N7jf3WteWzSkctxTbwKBlE9i6L3ciJKdL79BT oBAR3AF0zgA/KLLCQ+fdqSjpG6ej9fhH3FmFEO6S/VEan/YeqGEjeBMLny0LFu8uMVpD r62i2wvJCn9ZR4Z6tc3yA0ps+sIsIC5piK8a/OKTwqJWpeRjlhjC02fAp9V0MwOf4HQJ 1Jyw== X-Gm-Message-State: AOAM533cBr8OoCPAf0HBxmG9ofljlPkjpeOfLZ0AkZ7bD5QerrmDwJRs CumL6juGVC59ivWktM1mwHOE88u1uqKYgnQvPOUmkErfCNU83g== X-Received: by 2002:a17:907:3f92:b0:6ff:19ff:a528 with SMTP id hr18-20020a1709073f9200b006ff19ffa528mr136512ejc.91.1653477053132; Wed, 25 May 2022 04:10:53 -0700 (PDT) MIME-Version: 1.0 References: <20220524071403.128644-1-21cnbao@gmail.com> In-Reply-To: From: Barry Song <21cnbao@gmail.com> Date: Wed, 25 May 2022 23:10:41 +1200 Message-ID: Subject: Re: [PATCH] arm64: enable THP_SWAP for arm64 To: Catalin Marinas Cc: Andrew Morton , Will Deacon , Linux-MM , LAK , LKML , hanchuanhua , =?UTF-8?B?5byg6K+X5piOKFNpbW9uIFpoYW5nKQ==?= , =?UTF-8?B?6YOt5YGl?= , Barry Song , "Huang, Ying" , Minchan Kim , Johannes Weiner , Hugh Dickins , Shaohua Li , Rik van Riel , Andrea Arcangeli , Steven Price Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, May 25, 2022 at 7:14 AM Catalin Marinas wrote: > > On Tue, May 24, 2022 at 10:05:35PM +1200, Barry Song wrote: > > On Tue, May 24, 2022 at 8:12 PM Catalin Marinas wrote: > > > On Tue, May 24, 2022 at 07:14:03PM +1200, Barry Song wrote: > > > > diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig > > > > index d550f5acfaf3..8e3771c56fbf 100644 > > > > --- a/arch/arm64/Kconfig > > > > +++ b/arch/arm64/Kconfig > > > > @@ -98,6 +98,7 @@ config ARM64 > > > > select ARCH_WANT_HUGE_PMD_SHARE if ARM64_4K_PAGES || (ARM64_16K_PAGES && !ARM64_VA_BITS_36) > > > > select ARCH_WANT_LD_ORPHAN_WARN > > > > select ARCH_WANTS_NO_INSTR > > > > + select ARCH_WANTS_THP_SWAP if ARM64_4K_PAGES > > > > > > I'm not opposed to this but I think it would break pages mapped with > > > PROT_MTE. We have an assumption in mte_sync_tags() that compound pages > > > are not swapped out (or in). With MTE, we store the tags in a slab > > > > I assume you mean mte_sync_tags() require that THP is not swapped as a whole, > > as without THP_SWP, THP is still swapping after being splitted. MTE doesn't stop > > THP from swapping through a couple of splitted pages, does it? > > That's correct, split THP page are swapped out/in just fine. > > > > object (128-bytes per swapped page) and restore them when pages are > > > swapped in. At some point we may teach the core swap code about such > > > metadata but in the meantime that was the easiest way. > > > > If my previous assumption is true, the easiest way to enable THP_SWP > > for this moment might be always letting mm fallback to the splitting > > way for MTE hardware. For this moment, I care about THP_SWP more as > > none of my hardware has MTE. > > > > diff --git a/arch/arm64/include/asm/pgtable.h b/arch/arm64/include/asm/pgtable.h > > index 45c358538f13..d55a2a3e41a9 100644 > > --- a/arch/arm64/include/asm/pgtable.h > > +++ b/arch/arm64/include/asm/pgtable.h > > @@ -44,6 +44,8 @@ > > __flush_tlb_range(vma, addr, end, PUD_SIZE, false, 1) > > #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ > > > > +#define arch_thp_swp_supported !system_supports_mte > > + > > /* > > * Outside of a few very special situations (e.g. hibernation), we always > > * use broadcast TLB invalidation instructions, therefore a spurious page > > diff --git a/include/linux/huge_mm.h b/include/linux/huge_mm.h > > index 2999190adc22..064b6b03df9e 100644 > > --- a/include/linux/huge_mm.h > > +++ b/include/linux/huge_mm.h > > @@ -447,4 +447,16 @@ static inline int split_folio_to_list(struct folio *folio, > > return split_huge_page_to_list(&folio->page, list); > > } > > > > +/* > > + * archs that select ARCH_WANTS_THP_SWAP but don't support THP_SWP due to > > + * limitations in the implementation like arm64 MTE can override this to > > + * false > > + */ > > +#ifndef arch_thp_swp_supported > > +static inline bool arch_thp_swp_supported(void) > > +{ > > + return true; > > +} > > +#endif > > + > > #endif /* _LINUX_HUGE_MM_H */ > > diff --git a/mm/swap_slots.c b/mm/swap_slots.c > > index 2b5531840583..dde685836328 100644 > > --- a/mm/swap_slots.c > > +++ b/mm/swap_slots.c > > @@ -309,7 +309,7 @@ swp_entry_t get_swap_page(struct page *page) > > entry.val = 0; > > > > if (PageTransHuge(page)) { > > - if (IS_ENABLED(CONFIG_THP_SWAP)) > > + if (IS_ENABLED(CONFIG_THP_SWAP) && arch_thp_swp_supported()) > > get_swap_pages(1, &entry, HPAGE_PMD_NR); > > goto out; > > I think this should work and with your other proposal it would be > limited to MTE pages: > > #define arch_thp_swp_supported(page) (!test_bit(PG_mte_tagged, &page->flags)) > > Are THP pages loaded from swap as a whole or are they split? IIRC the i can confirm thp is written as a whole through: [ 90.622863] __swap_writepage+0xe8/0x580 [ 90.622881] swap_writepage+0x44/0xf8 [ 90.622891] pageout+0xe0/0x2a8 [ 90.622906] shrink_page_list+0x9dc/0xde0 [ 90.622917] shrink_inactive_list+0x1ec/0x3c8 [ 90.622928] shrink_lruvec+0x3dc/0x628 [ 90.622939] shrink_node+0x37c/0x6a0 [ 90.622950] balance_pgdat+0x354/0x668 [ 90.622961] kswapd+0x1e0/0x3c0 [ 90.622972] kthread+0x110/0x120 but i have never got a backtrace in which thp is loaded as a whole though it seems the code has this path: int swap_readpage(struct page *page, bool synchronous) { ... bio = bio_alloc(sis->bdev, 1, REQ_OP_READ, GFP_KERNEL); bio->bi_iter.bi_sector = swap_page_sector(page); bio->bi_end_io = end_swap_bio_read; bio_add_page(bio, page, thp_size(page), 0); ... submit_bio(bio); } > splitting still happens but after the swapping out finishes. Even if > they are loaded as 4K pages, we still have the mte_save_tags() that only > understands small pages currently, so rejecting THP pages is probably > best. as anyway i don't have a mte-hardware to do a valid test to go any further, so i will totally disable thp_swp for hardware having mte for this moment in patch v2. > > -- > Catalin Thanks Barry