Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp4162410ioo; Wed, 25 May 2022 17:02:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy2zE6EJjBbqkyrQuWEMdT4FnOwBvuPfQ5BAPGM+sS4qLIJoyrecKUxCV4yECkKAlAvQXZi X-Received: by 2002:a50:fc06:0:b0:42b:c6d3:6ff0 with SMTP id i6-20020a50fc06000000b0042bc6d36ff0mr6346110edr.213.1653523322885; Wed, 25 May 2022 17:02:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653523322; cv=none; d=google.com; s=arc-20160816; b=SsCBz74Jm67T3gxzc12tGmO3uRSKERPU+u6lzm6W/udUjXQ47EaX2vuiMGBvom9EgO Hms52iODgnKucKOmetFl4dXTLupihK/ZEK4yZ2aaxBLtYufJlJueH4acRoLx2nQ6WUgL ITtwpKfNkO4jFxzMCPLPyZS4WtR/kxRxSDuSdUiB5zGT89XwlXbU1Y7+pX3IF3ufcV1d gSxaneYrI31tS7K+Vv8e2j+DZSU9j4qacRYLk1zid7NVka33fZ5L4r/ImvAavrRhIEF3 BveT22bSs7IZnK907KOXbkcRb1cflBcX0LnJKEQ8vrpzg0UqWv5GZPlQRdUJVa3+xpYt OziA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=Cb91IyEAr0B5p/ob7IK1Ar4noLymKdOsr8SJytxtMJA=; b=J/AOKIpaN+x34UC7g2iyYSjk6bwDqBX79jXpTDEANOJKCRMvrjxE+/Hbu+Stsnzjc2 yfvyFMAFIfUZ927Lwb8X/5vpMoIq9G/T/KHWEE44FnwqWBPVyRXy8NB91sU30/aLCJKA cH69hvcOX67VXtYrlCj0v0oM7luu9lHjff2EMmK95G2HWj2yZW/Juk7G/lhePBRSQEQj m+Ynm6Hh7Enaz3Lgb/Zr23lmp/oTWMdik2LoIdzY08VXDO283PFAuKtIrUYwMUFAGT2d 1lrgiDEGPKyCBhNYdFarr0wd9ZGMGrr9LhEqHNv6M/+31ogI3EpvisoKYb++8cxGD/za RSAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=jzaDMCyl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id hp16-20020a1709073e1000b006fed02b6308si47331ejc.412.2022.05.25.17.01.35; Wed, 25 May 2022 17:02:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=jzaDMCyl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239284AbiEXQV3 (ORCPT + 99 others); Tue, 24 May 2022 12:21:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38066 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239291AbiEXQVT (ORCPT ); Tue, 24 May 2022 12:21:19 -0400 Received: from mail-ej1-x62e.google.com (mail-ej1-x62e.google.com [IPv6:2a00:1450:4864:20::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2719260DE for ; Tue, 24 May 2022 09:21:18 -0700 (PDT) Received: by mail-ej1-x62e.google.com with SMTP id gi33so27901620ejc.3 for ; Tue, 24 May 2022 09:21:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=Cb91IyEAr0B5p/ob7IK1Ar4noLymKdOsr8SJytxtMJA=; b=jzaDMCylIHYl9KbN3+pd1vKSi6LvEYnakIsh+mSV8RE0MXAeso82EpRMvk5kp3Im7i V+yBAFiJej31TdJCV83hY43Y/KDY4n7iq914FW5R4ZtTf3nsT4K2ZJurognr2qfz77mK ztGuetJCPEWEk09e+4xfybrkj6imIkR55AAYGKanlZveWO4Mb5gBozyGs6dRPhm4TR5c XtlbQB+Ed24N9482mjRtSXr0vtqcS1/2HSOu+0779Vdu36HMenYwwyYGrDY3BzZ1i+bk wIHK5yaZrvm6STDuq/jDpzJ9Bb0XednDlCwz5jX7FSXkGCtefGMqFtqoMrV/Z2ZANbrk Hlww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Cb91IyEAr0B5p/ob7IK1Ar4noLymKdOsr8SJytxtMJA=; b=hlnkNKtDq28MNRuakt1v+C5rS9J3fX4Im1lQIUlAMfeffAGj1IDY0UMAHpHNWwQR9h j/FyB9FIWbpWyixTm6kYd6Jv5q3QEcVXT99bN5UjSQMIxqu77UrRNA07rEj1pnhuwKN/ TijOK+l690vxkT2STfvg9u2PPisl2X+rgo5XCvPg9tpsX4O5zv8nxkWpKF/VHONHScyO BILcCDQqmabff+y3bztDinuw7jF3qtbmftAAd8C0EifGUWU47izOvDJAvQz+R4+ryvUo 8yT0s2uks6XaNJYGrD1xHW2t10tlJb0QIgUeKCytbHGf2O3P/SC/pIQw12jBn9yYC9Fh w69Q== X-Gm-Message-State: AOAM5306jZe9LHFQzS/8smzpqaKB2Xe+ittgoTxbg2xkUh6ewZGABVAD GzV44x9RkYhm0gLdaHqfzwM= X-Received: by 2002:a17:907:c0d:b0:6fe:b448:61e3 with SMTP id ga13-20020a1709070c0d00b006feb44861e3mr17780920ejc.673.1653409276594; Tue, 24 May 2022 09:21:16 -0700 (PDT) Received: from kista.localnet (213-161-3-76.dynamic.telemach.net. [213.161.3.76]) by smtp.gmail.com with ESMTPSA id c25-20020aa7d619000000b0042a5a39ba7esm9669414edr.25.2022.05.24.09.21.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 May 2022 09:21:16 -0700 (PDT) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: mripard@kernel.org, wens@csie.org, airlied@linux.ie, Daniel Vetter , Samuel Holland , dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, megi@xff.cz, Roman Stratiienko Subject: Re: Re: [PATCH] drm/sun4i: Fix blend registers corruption for DE2.0/DE3.0 Date: Tue, 24 May 2022 17:36:16 +0200 Message-ID: <2629819.mvXUDI8C0e@kista> In-Reply-To: References: <20220524135249.49993-1-roman.o.stratiienko@globallogic.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Dne torek, 24. maj 2022 ob 17:31:13 CEST je Roman Stratiienko napisal(a): > NAK for this. Further testing showed such an approach is not reliable > due to .atomic_update() callback called only in case planes have some > changes. Additionally, I think it would be better to fix underlaying zpos issue firs= t=20 (attempted many times) and then worry about blending. Best regards, Jernej >=20 > =D0=B2=D1=82, 24 =D0=BC=D0=B0=D1=8F 2022 =D0=B3. =D0=B2 16:52, Roman Stra= tiienko : > > > > Corruption happens when plane zpos is updated > > > > Example scenario: > > > > Initial frame blender state: > > PLANE_ZPOS =3D {0, 1, 2, 3} > > BLD_ROUTE =3D {0, 1, 2, 0} > > BLD_EN =3D {1, 1, 1, 0} > > > > New frame commit (Only ZPOS has been changed): > > > > PLANE_ZPOS =3D {0->2, 1->0, 2->1, 3} > > > > Expected results after plane state update: > > Z0 Z1 Z2 Z3 > > BLD_ROUTE =3D {1, 2, 0, 0} > > BLD_EN =3D {1, 1, 1, 0} > > > > What is currently happening: > > > > 1. sun8i_vi_layer_enable(enabled=3Dtrue, zpos=3D2, old_zpos=3D0): > > BLD_ROUTE =3D {1->0, 1, 2->0, 0} > > BLD_EN =3D {1->0, 1, 1->1, 0} > > > > 2. sun8i_ui_layer_enable(enabled=3Dtrue, zpos=3D0, old_zpos=3D1): > > BLD_ROUTE =3D {0->1, 1->0, 0, 0} > > BLD_EN =3D {0->1, 1->0, 1, 0} > > > > 3. sun8i_ui_layer_enable(enabled=3Dtrue, zpos=3D1, old_zpos=3D2): > > BLD_ROUTE =3D {1, 0->2, 0->0, 0} > > BLD_EN =3D {1, 0->2, 1->0, 0} > > > > After updating of all the planes we are ending up with BLD_EN[2]=3D0, > > which makes this channel disabled. > > > > To fix this issue, clear BLEND registers before updating the planes > > and do not clear the old state while processing every plane. > > > > Signed-off-by: Roman Stratiienko > > --- > > drivers/gpu/drm/sun4i/sun8i_mixer.c | 16 +++++++++++++++ > > drivers/gpu/drm/sun4i/sun8i_ui_layer.c | 28 ++++---------------------- > > drivers/gpu/drm/sun4i/sun8i_vi_layer.c | 28 ++++---------------------- > > 3 files changed, 24 insertions(+), 48 deletions(-) > > > > diff --git a/drivers/gpu/drm/sun4i/sun8i_mixer.c b/drivers/gpu/drm/sun4= i/ sun8i_mixer.c > > index f5e8aeaa3cdf..004377a000fc 100644 > > --- a/drivers/gpu/drm/sun4i/sun8i_mixer.c > > +++ b/drivers/gpu/drm/sun4i/sun8i_mixer.c > > @@ -248,6 +248,21 @@ int sun8i_mixer_drm_format_to_hw(u32 format, u32=20 *hw_format) > > return -EINVAL; > > } > > > > +static void sun8i_atomic_begin(struct sunxi_engine *engine, > > + struct drm_crtc_state *old_state) > > +{ > > + struct sun8i_mixer *mixer =3D engine_to_sun8i_mixer(engine); > > + u32 bld_base =3D sun8i_blender_base(mixer); > > + > > + regmap_write(engine->regs, > > + SUN8I_MIXER_BLEND_PIPE_CTL(bld_base), > > + 0); > > + > > + regmap_write(engine->regs, > > + SUN8I_MIXER_BLEND_ROUTE(bld_base), > > + 0); > > +} > > + > > static void sun8i_mixer_commit(struct sunxi_engine *engine) > > { > > DRM_DEBUG_DRIVER("Committing changes\n"); > > @@ -299,6 +314,7 @@ static struct drm_plane **sun8i_layers_init(struct= =20 drm_device *drm, > > } > > > > static const struct sunxi_engine_ops sun8i_engine_ops =3D { > > + .atomic_begin =3D sun8i_atomic_begin, > > .commit =3D sun8i_mixer_commit, > > .layers_init =3D sun8i_layers_init, > > }; > > diff --git a/drivers/gpu/drm/sun4i/sun8i_ui_layer.c b/drivers/gpu/drm/ sun4i/sun8i_ui_layer.c > > index 7845c2a53a7f..b294a882626a 100644 > > --- a/drivers/gpu/drm/sun4i/sun8i_ui_layer.c > > +++ b/drivers/gpu/drm/sun4i/sun8i_ui_layer.c > > @@ -24,8 +24,7 @@ > > #include "sun8i_ui_scaler.h" > > > > static void sun8i_ui_layer_enable(struct sun8i_mixer *mixer, int chann= el, > > - int overlay, bool enable, unsigned in= t=20 zpos, > > - unsigned int old_zpos) > > + int overlay, bool enable, unsigned in= t=20 zpos) > > { > > u32 val, bld_base, ch_base; > > > > @@ -44,18 +43,6 @@ static void sun8i_ui_layer_enable(struct sun8i_mixer= =20 *mixer, int channel, > > SUN8I_MIXER_CHAN_UI_LAYER_ATTR(ch_base,=20 overlay), > > SUN8I_MIXER_CHAN_UI_LAYER_ATTR_EN, val); > > > > - if (!enable || zpos !=3D old_zpos) { > > - regmap_update_bits(mixer->engine.regs, > > - SUN8I_MIXER_BLEND_PIPE_CTL(bld_base), > > - =20 SUN8I_MIXER_BLEND_PIPE_CTL_EN(old_zpos), > > - 0); > > - > > - regmap_update_bits(mixer->engine.regs, > > - SUN8I_MIXER_BLEND_ROUTE(bld_base), > > - =20 SUN8I_MIXER_BLEND_ROUTE_PIPE_MSK(old_zpos), > > - 0); > > - } > > - > > if (enable) { > > val =3D SUN8I_MIXER_BLEND_PIPE_CTL_EN(zpos); > > > > @@ -291,31 +278,24 @@ static int sun8i_ui_layer_atomic_check(struct=20 drm_plane *plane, > > static void sun8i_ui_layer_atomic_disable(struct drm_plane *plane, > > struct drm_atomic_state *stat= e) > > { > > - struct drm_plane_state *old_state =3D=20 drm_atomic_get_old_plane_state(state, > > - = =20 plane); > > struct sun8i_ui_layer *layer =3D plane_to_sun8i_ui_layer(plane); > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > - sun8i_ui_layer_enable(mixer, layer->channel, layer->overlay,=20 false, 0, > > - old_zpos); > > + sun8i_ui_layer_enable(mixer, layer->channel, layer->overlay,=20 false, 0); > > } > > > > static void sun8i_ui_layer_atomic_update(struct drm_plane *plane, > > struct drm_atomic_state *state) > > { > > - struct drm_plane_state *old_state =3D=20 drm_atomic_get_old_plane_state(state, > > - = =20 plane); > > struct drm_plane_state *new_state =3D=20 drm_atomic_get_new_plane_state(state, > > = =20 plane); > > struct sun8i_ui_layer *layer =3D plane_to_sun8i_ui_layer(plane); > > unsigned int zpos =3D new_state->normalized_zpos; > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > if (!new_state->visible) { > > sun8i_ui_layer_enable(mixer, layer->channel, > > - layer->overlay, false, 0, old_zpo= s); > > + layer->overlay, false, 0); > > return; > > } > > > > @@ -328,7 +308,7 @@ static void sun8i_ui_layer_atomic_update(struct=20 drm_plane *plane, > > sun8i_ui_layer_update_buffer(mixer, layer->channel, > > layer->overlay, plane); > > sun8i_ui_layer_enable(mixer, layer->channel, layer->overlay, > > - true, zpos, old_zpos); > > + true, zpos); > > } > > > > static const struct drm_plane_helper_funcs sun8i_ui_layer_helper_funcs= =3D=20 { > > diff --git a/drivers/gpu/drm/sun4i/sun8i_vi_layer.c b/drivers/gpu/drm/ sun4i/sun8i_vi_layer.c > > index bb7c43036dfa..4653244b2fd8 100644 > > --- a/drivers/gpu/drm/sun4i/sun8i_vi_layer.c > > +++ b/drivers/gpu/drm/sun4i/sun8i_vi_layer.c > > @@ -18,8 +18,7 @@ > > #include "sun8i_vi_scaler.h" > > > > static void sun8i_vi_layer_enable(struct sun8i_mixer *mixer, int chann= el, > > - int overlay, bool enable, unsigned in= t=20 zpos, > > - unsigned int old_zpos) > > + int overlay, bool enable, unsigned in= t=20 zpos) > > { > > u32 val, bld_base, ch_base; > > > > @@ -38,18 +37,6 @@ static void sun8i_vi_layer_enable(struct sun8i_mixer= =20 *mixer, int channel, > > SUN8I_MIXER_CHAN_VI_LAYER_ATTR(ch_base,=20 overlay), > > SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN, val); > > > > - if (!enable || zpos !=3D old_zpos) { > > - regmap_update_bits(mixer->engine.regs, > > - SUN8I_MIXER_BLEND_PIPE_CTL(bld_base), > > - =20 SUN8I_MIXER_BLEND_PIPE_CTL_EN(old_zpos), > > - 0); > > - > > - regmap_update_bits(mixer->engine.regs, > > - SUN8I_MIXER_BLEND_ROUTE(bld_base), > > - =20 SUN8I_MIXER_BLEND_ROUTE_PIPE_MSK(old_zpos), > > - 0); > > - } > > - > > if (enable) { > > val =3D SUN8I_MIXER_BLEND_PIPE_CTL_EN(zpos); > > > > @@ -395,31 +382,24 @@ static int sun8i_vi_layer_atomic_check(struct=20 drm_plane *plane, > > static void sun8i_vi_layer_atomic_disable(struct drm_plane *plane, > > struct drm_atomic_state *stat= e) > > { > > - struct drm_plane_state *old_state =3D=20 drm_atomic_get_old_plane_state(state, > > - = =20 plane); > > struct sun8i_vi_layer *layer =3D plane_to_sun8i_vi_layer(plane); > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > - sun8i_vi_layer_enable(mixer, layer->channel, layer->overlay,=20 false, 0, > > - old_zpos); > > + sun8i_vi_layer_enable(mixer, layer->channel, layer->overlay,=20 false, 0); > > } > > > > static void sun8i_vi_layer_atomic_update(struct drm_plane *plane, > > struct drm_atomic_state *state) > > { > > - struct drm_plane_state *old_state =3D=20 drm_atomic_get_old_plane_state(state, > > - = =20 plane); > > struct drm_plane_state *new_state =3D=20 drm_atomic_get_new_plane_state(state, > > = =20 plane); > > struct sun8i_vi_layer *layer =3D plane_to_sun8i_vi_layer(plane); > > unsigned int zpos =3D new_state->normalized_zpos; > > - unsigned int old_zpos =3D old_state->normalized_zpos; > > struct sun8i_mixer *mixer =3D layer->mixer; > > > > if (!new_state->visible) { > > sun8i_vi_layer_enable(mixer, layer->channel, > > - layer->overlay, false, 0, old_zpo= s); > > + layer->overlay, false, 0); > > return; > > } > > > > @@ -432,7 +412,7 @@ static void sun8i_vi_layer_atomic_update(struct=20 drm_plane *plane, > > sun8i_vi_layer_update_buffer(mixer, layer->channel, > > layer->overlay, plane); > > sun8i_vi_layer_enable(mixer, layer->channel, layer->overlay, > > - true, zpos, old_zpos); > > + true, zpos); > > } > > > > static const struct drm_plane_helper_funcs sun8i_vi_layer_helper_funcs= =3D=20 { > > -- > > 2.30.2 > > >=20