Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp137627ioo; Wed, 25 May 2022 23:34:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy6sohoWqoT6gDGDRAgeV0IVXgV3716YCn1klkPIvKg/w8SElcn6KQV/P/AjJmeR0KinH3H X-Received: by 2002:a17:90a:6389:b0:1e0:97e7:65b8 with SMTP id f9-20020a17090a638900b001e097e765b8mr999649pjj.189.1653546887330; Wed, 25 May 2022 23:34:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653546887; cv=none; d=google.com; s=arc-20160816; b=nq0snxWe1gYWoGEXXd+Quf+CxI+6cLqcw3epC0irAikAvfpzfNLJbshLHPlEXGCM63 IpTPZP3NeSsXi67RnQ2Nc1i6eydweW5U4tTyAOxFOw/7Izg9/udgzKB9cHb7keRb6Z55 chAoG04DzBa6jcFdEC0n7ipM7qt6Qc9ZETChHR0neqz4b6Mb+917NzKybjLy8nSExEIT T+Kqriiq7RCU9/4kFmGzAEkaMYIsOCXfJavO+80bsQcytCK6xBGXWsHpOC+R/fI9QetW j6YFlMBpbRtgfpDDtl4Kv3FzQ4CQMe0NexUNpvnJKJZLSPmGt/0Sx2rzadbVuA050505 zEaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=6dWY3+26t8TB/GSIL8PK4o7L40xIy3j+pMrLgaoYu7U=; b=gPoGOwcKzKY2fvAES0gNz6QZnIUG4+uuJuikClWGuAdRac1BLvv1UNDOrqRzH30dC2 V0sjtVMCZIsahecvgupKS/rZKZGE9Cq+M0xoZ4YMBDBFwuj4McDgJk7NLXZXf8WuRoeA Zb9wt5NXgsyILSq3hMEwXJDHsx/+z1+SD0f26904EMvXtYQfE3sm3ZT4ShLPylNfnKvl OTZpSayNIYTUUGdaJxag5EfRhHvLqqMCrBkShTLqmI/MbrcXUOb5eUUYisl9nSi4mkds KIOo3oKfDOB2YA43jW7MzYkkHpJPyCXmjuZVlYsZEMa9EivRZRAwipWvxBxD6vR5E9MR X9hA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=W0Pl2okG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i10-20020a17090332ca00b0015872dc578csi1021201plr.311.2022.05.25.23.34.31; Wed, 25 May 2022 23:34:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=W0Pl2okG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244256AbiEZE0j (ORCPT + 99 others); Thu, 26 May 2022 00:26:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47788 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344644AbiEZE0e (ORCPT ); Thu, 26 May 2022 00:26:34 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D5D7FEE05; Wed, 25 May 2022 21:26:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1653539189; x=1685075189; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=6dWY3+26t8TB/GSIL8PK4o7L40xIy3j+pMrLgaoYu7U=; b=W0Pl2okGc/jfLpNarbmSgu9/3DqqMbAOFKrCCfncZIEs6RCVa0XawcnL 31gLsmIre4+3bUBfmofWtn9BQUCgWqQcLkhlWyCBLUOh7BUzDuOtTxmHU 5Hn2dePRfwLIVY0b8/ou97ML7lNhVHdPolU4zJeNe5Ab6+dWN0HTiFWQ4 w=; Received: from unknown (HELO ironmsg03-sd.qualcomm.com) ([10.53.140.143]) by alexa-out-sd-01.qualcomm.com with ESMTP; 25 May 2022 21:26:29 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg03-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 May 2022 21:26:29 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 25 May 2022 21:26:28 -0700 Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 25 May 2022 21:26:24 -0700 From: Taniya Das To: Stephen Boyd , =?UTF-8?q?Michael=20Turquette=20=C2=A0?= , Bjorn Andersson CC: , , , , , , , Taniya Das Subject: [PATCH v3 1/3] dt-bindings: clock: Add resets for LPASS audio clock controller for SC7280 Date: Thu, 26 May 2022 09:55:59 +0530 Message-ID: <20220526042601.32064-2-quic_tdas@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220526042601.32064-1-quic_tdas@quicinc.com> References: <20220526042601.32064-1-quic_tdas@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for LPASS audio clock gating for RX/TX/SWA core bus clocks for SC7280. Update reg property min/max items in YAML schema. Fixes: 57405b795504 ("dt-bindings: clock: Add YAML schemas for LPASS clocks on SC7280"). Signed-off-by: Taniya Das --- .../clock/qcom,sc7280-lpasscorecc.yaml | 19 ++++++++++++++++--- .../clock/qcom,lpassaudiocc-sc7280.h | 5 +++++ 2 files changed, 21 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscorecc.yaml b/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscorecc.yaml index bad9135489de..1d20cdcc69ff 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscorecc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sc7280-lpasscorecc.yaml @@ -22,6 +22,8 @@ properties: clock-names: true + reg: true + compatible: enum: - qcom,sc7280-lpassaoncc @@ -38,8 +40,8 @@ properties: '#power-domain-cells': const: 1 - reg: - maxItems: 1 + '#reset-cells': + const: 1 required: - compatible @@ -69,6 +71,11 @@ allOf: items: - const: bi_tcxo - const: lpass_aon_cc_main_rcg_clk_src + + reg: + items: + - description: lpass core cc register + - description: lpass audio csr register - if: properties: compatible: @@ -90,6 +97,8 @@ allOf: - const: bi_tcxo_ao - const: iface + reg: + maxItems: 1 - if: properties: compatible: @@ -108,6 +117,8 @@ allOf: items: - const: bi_tcxo + reg: + maxItems: 1 examples: - | #include @@ -116,13 +127,15 @@ examples: #include lpass_audiocc: clock-controller@3300000 { compatible = "qcom,sc7280-lpassaudiocc"; - reg = <0x3300000 0x30000>; + reg = <0x3300000 0x30000>, + <0x32a9000 0x1000>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&lpass_aon LPASS_AON_CC_MAIN_RCG_CLK_SRC>; clock-names = "bi_tcxo", "lpass_aon_cc_main_rcg_clk_src"; power-domains = <&lpass_aon LPASS_AON_CC_LPASS_AUDIO_HM_GDSC>; #clock-cells = <1>; #power-domain-cells = <1>; + #reset-cells = <1>; }; - | diff --git a/include/dt-bindings/clock/qcom,lpassaudiocc-sc7280.h b/include/dt-bindings/clock/qcom,lpassaudiocc-sc7280.h index 20ef2ea673f3..22dcd47d4513 100644 --- a/include/dt-bindings/clock/qcom,lpassaudiocc-sc7280.h +++ b/include/dt-bindings/clock/qcom,lpassaudiocc-sc7280.h @@ -24,6 +24,11 @@ #define LPASS_AUDIO_CC_RX_MCLK_CLK 14 #define LPASS_AUDIO_CC_RX_MCLK_CLK_SRC 15 +/* LPASS AUDIO CC CSR */ +#define LPASS_AUDIO_SWR_RX_CGCR 0 +#define LPASS_AUDIO_SWR_TX_CGCR 1 +#define LPASS_AUDIO_SWR_WSA_CGCR 2 + /* LPASS_AON_CC clocks */ #define LPASS_AON_CC_PLL 0 #define LPASS_AON_CC_PLL_OUT_EVEN 1 -- 2.17.1