Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp474134ioo; Thu, 26 May 2022 07:43:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzZe7hV+3lI/X2kgan4Y8AzXGpSD4CoEXG0QRuRoLTxC1dcgAskkYBN0nXGVV0rFUljyjLr X-Received: by 2002:a17:906:4795:b0:6f3:d1cc:7127 with SMTP id cw21-20020a170906479500b006f3d1cc7127mr35269663ejc.461.1653576201431; Thu, 26 May 2022 07:43:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653576201; cv=none; d=google.com; s=arc-20160816; b=mjbkq2ldXToEPdGJu1Xeq75dA34UxoUCmKypW5C6xD0ZoGLER5gzMjEDwlIgCBYAod SUz3f89Z97j7ZAeJBozaWhhScSukMAcIZtfhxp4wNd3/gbkDrqjCHRCr9rdNDJ6JSN77 a9fXG54TH/eTruE3/1otSiTA1f/LDd6MrAWn3nDArV8iTkNGc8bFCRg/jBBw3Lpyy0VA jmbS9Iut/0rKR6TuEQRfqHVy+rgo2vrVNXeAs9biRUeNfMidajU6ufWkpvlbuUHE0vya T8jcwLCCYpb3EAwa+8D2/NT5UCa45UsZd2XSmtswdVOtqYHMnmEEzPHFKDyRNqipOc9B OdBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=Qb6rlJL7F/ICpx575OdYWLFLxWkUR62umIEQ/hedIbg=; b=ILUjoP2BRjseYiwGlO2lrXBniF0Nj0aooVJ1hfmtod1hSgjYp0J+8EYMveL8Di8wWU /GQHohmq6APe5BFl3ChVkGYw+n/21vL/XXUSCO1YZVElQDR4x6LBp37g2jtTIuwDd8+4 LFbfsmgM+ZUXn4mOp+tBw6rJvf0w9EKNbM1CNCZ2/EmcEidjUaW3V4YAFc9FL6eWeE4M j7Be/D5dLD5k919p5NJlQywuBgsg2VLDwdOvT4msQNxf9tMci51YMMuB9dWKg3b3F+Xx tVxiTYffK7Q/2Va8Gj/RCmWnYIv/1w0bkjFEGqLcPbMJMKFRLirrgej6q1J3pig0zkOL KjMw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=k4CFgrUB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g14-20020a056402090e00b0042af5dec0f0si2073516edz.275.2022.05.26.07.42.48; Thu, 26 May 2022 07:43:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=k4CFgrUB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243094AbiEYM3L (ORCPT + 99 others); Wed, 25 May 2022 08:29:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51800 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237569AbiEYM2w (ORCPT ); Wed, 25 May 2022 08:28:52 -0400 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D14B76D3BE; Wed, 25 May 2022 05:28:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1653481732; x=1685017732; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=Qb6rlJL7F/ICpx575OdYWLFLxWkUR62umIEQ/hedIbg=; b=k4CFgrUBA9xntVZmMtIkPcfKO5vBpsOWf8yfFr/AMz3CETPl7S26eRAN 0+1cOp9r2xBtAG1xTuMDo9NO4u5iGqB5r/UbLIq5SQ7VpX30hdJqNynIP r4fKT0ZuPHdbkPWfR4S0q3sej+CpDJuYgmiMXeIyvZvF4F1HRD1CckO98 M=; Received: from ironmsg08-lv.qualcomm.com ([10.47.202.152]) by alexa-out.qualcomm.com with ESMTP; 25 May 2022 05:28:52 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg08-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 25 May 2022 05:28:49 -0700 X-QCInternal: smtphost Received: from c-sbhanu-linux.qualcomm.com ([10.242.50.201]) by ironmsg01-blr.qualcomm.com with ESMTP; 25 May 2022 17:58:26 +0530 Received: by c-sbhanu-linux.qualcomm.com (Postfix, from userid 2344807) id 03823180C; Wed, 25 May 2022 17:58:24 +0530 (IST) From: Shaik Sajida Bhanu To: adrian.hunter@intel.com, ulf.hansson@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, p.zabel@pengutronix.de, chris@printf.net, venkatg@codeaurora.org, gdjakov@mm-sol.com, quic_asutoshd@quicinc.com Cc: linux-arm-msm@vger.kernel.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, quic_rampraka@quicinc.com, quic_pragalla@quicinc.com, quic_sartgarg@quicinc.com, quic_nitirawa@quicinc.com, quic_sayalil@quicinc.com, Shaik Sajida Bhanu , Liangliang Lu , "Bao D . Nguyen" Subject: [PATCH V7 1/4] mmc: core: Capture eMMC and SD card errors Date: Wed, 25 May 2022 17:58:18 +0530 Message-Id: <1653481701-19642-2-git-send-email-quic_c_sbhanu@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1653481701-19642-1-git-send-email-quic_c_sbhanu@quicinc.com> References: <1653481701-19642-1-git-send-email-quic_c_sbhanu@quicinc.com> X-Spam-Status: No, score=-2.5 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_LOW,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add changes to capture eMMC and SD card errors. This is useful for debug and testing. Signed-off-by: Liangliang Lu Signed-off-by: Sayali Lokhande Signed-off-by: Bao D. Nguyen Signed-off-by: Ram Prakash Gupta Signed-off-by: Shaik Sajida Bhanu Acked-by: Adrian Hunter --- drivers/mmc/core/core.c | 11 +++++++++-- include/linux/mmc/host.h | 26 ++++++++++++++++++++++++++ 2 files changed, 35 insertions(+), 2 deletions(-) diff --git a/drivers/mmc/core/core.c b/drivers/mmc/core/core.c index 2553d90..ede7887 100644 --- a/drivers/mmc/core/core.c +++ b/drivers/mmc/core/core.c @@ -1171,10 +1171,11 @@ int mmc_execute_tuning(struct mmc_card *card) err = host->ops->execute_tuning(host, opcode); - if (err) + if (err) { pr_err("%s: tuning execution failed: %d\n", mmc_hostname(host), err); - else + mmc_debugfs_err_stats_inc(host, MMC_ERR_TUNING); + } else mmc_retune_enable(host); return err; @@ -2811,6 +2812,12 @@ void mmc_rescan(struct work_struct *work) if (freqs[i] <= host->f_min) break; } + + /* + * Ignore the command timeout errors observed during + * the card init as those are excepted. + */ + host->err_stats[MMC_ERR_CMD_TIMEOUT] = 0; mmc_release_host(host); out: diff --git a/include/linux/mmc/host.h b/include/linux/mmc/host.h index 0b24394..ceb353b 100644 --- a/include/linux/mmc/host.h +++ b/include/linux/mmc/host.h @@ -82,6 +82,25 @@ struct mmc_ios { bool enhanced_strobe; /* hs400es selection */ }; +enum mmc_err_stat { + MMC_ERR_CMD_TIMEOUT, + MMC_ERR_CMD_CRC, + MMC_ERR_DAT_TIMEOUT, + MMC_ERR_DAT_CRC, + MMC_ERR_AUTO_CMD, + MMC_ERR_ADMA, + MMC_ERR_TUNING, + MMC_ERR_CMDQ_RED, + MMC_ERR_CMDQ_GCE, + MMC_ERR_CMDQ_ICCE, + MMC_ERR_REQ_TIMEOUT, + MMC_ERR_CMDQ_REQ_TIMEOUT, + MMC_ERR_ICE_CFG, + MMC_ERR_CTRL_TIMEOUT, + MMC_ERR_UNEXPECTED_IRQ, + MMC_ERR_MAX, +}; + struct mmc_host_ops { /* * It is optional for the host to implement pre_req and post_req in @@ -397,6 +416,7 @@ struct mmc_host { int dsr_req; /* DSR value is valid */ u32 dsr; /* optional driver stage (DSR) value */ + u32 err_stats[MMC_ERR_MAX]; unsigned long private[0] ____cacheline_aligned; }; @@ -546,6 +566,12 @@ static inline void mmc_retune_recheck(struct mmc_host *host) host->retune_now = 1; } +static inline void mmc_debugfs_err_stats_inc(struct mmc_host *host, + enum mmc_err_stat stat) +{ + host->err_stats[stat] += 1; +} + void mmc_retune_pause(struct mmc_host *host); void mmc_retune_unpause(struct mmc_host *host); -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation