Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp910422ioo; Thu, 26 May 2022 18:49:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxLeWE/hYM+dAXrES3ti2HQAsxZXb+V30BMFYC6baCb5DJb7NISc22Se6F+JJx1lQDXNPBc X-Received: by 2002:a17:906:12d3:b0:6f5:18a2:176d with SMTP id l19-20020a17090612d300b006f518a2176dmr34609287ejb.474.1653616168895; Thu, 26 May 2022 18:49:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653616168; cv=none; d=google.com; s=arc-20160816; b=JUPA0SNcLTIPXJKJiJ+wJ1pmUBwGp/bUoP1g2Bx/J2RLUGilltFN6MdNyrvmtgVaJE bMtIcgdkfNQo3wl01Y9q0tzSvO97ey9NEw3hjahQJHP5MYmx5mzwiibC66y75I1qUE+E U2QeROFMlUFPFqm2SuA7Gmyz6PVWN/YVLBp9aZyOAkLncwo0X1AMhK9L0yijYNmbXldn 9Np6pk0YKDPmFyxkusmGBSr8WI+j0zTVVMPd3uC5/yE2KvACyj0TqRQU2G5lXeSHm1xs 2k7TrYzyjT59VfG9iXYsp2qSG1tdCG6ujE8+K4Ckb/g+uGGincJVCSE5gEr2zclJM4/9 9HCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=pSsFxHfEMcrHOSBoFMEeUFcZhoPO+KxNjOCmccE7VEc=; b=PkY48GR6U5ACwufLyWTOtgoTlt0R//SuTMF7JVIPmfrqYuiXy4ImJ6EhdETFMimb66 Db6AI0kz/NCP7cYYXA1vImuMdc5EAaeERTxLHfYG3uYx9X/Uah4MINlaUo5YYVdbtgBr dfQ21UWQntFQiRgF/j0MSA19I2GrlQo6R8kDxvHvGtBIuplWYLWxRVjbFkGZ0M61U6Yi 7WEX8dDjGmKuzx0cCTH9sc/n5Y4lzOioaxlho0GF8C/FV5DvKDvVDMc/da/eMyWxQX/j Jhsixhhe1yaif5262TJkesrlA5HjbE91VnwGZ/cHGQRVngNcCx58ZMcyMJ4T2iKVuzCW tdmg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=j1LakW12; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dn2-20020a17090794c200b006fef89aa4fesi4009425ejc.132.2022.05.26.18.49.02; Thu, 26 May 2022 18:49:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=j1LakW12; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241852AbiEZMQR (ORCPT + 99 others); Thu, 26 May 2022 08:16:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49198 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345140AbiEZMQP (ORCPT ); Thu, 26 May 2022 08:16:15 -0400 Received: from mail-pj1-x102a.google.com (mail-pj1-x102a.google.com [IPv6:2607:f8b0:4864:20::102a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BF529286CC for ; Thu, 26 May 2022 05:16:12 -0700 (PDT) Received: by mail-pj1-x102a.google.com with SMTP id v5-20020a17090a7c0500b001df84fa82f8so1556507pjf.5 for ; Thu, 26 May 2022 05:16:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=pSsFxHfEMcrHOSBoFMEeUFcZhoPO+KxNjOCmccE7VEc=; b=j1LakW1276mdhdZUQsSFgcp6av448PqaRz7jViMY+GiGwh5iEij2Cm5mimSgVPEdiL Ozj3HVl3aUCQNnL22XjmDerl2WGv3ej+oU5YMVtYH9VIgXAWsX2inzVAfnyQqa2b5xnX W2Y4WrZkxJ+HRox9oe5wjmagh65jqeEWGjW8fstEyuAjiqnZGpAs/+pspSCQIhlehDyP xDU30Ahlo1lxgsqq/URVcKV4vlRa+Ug1dhRi/5993PYb81ygDBtRkwhfgFcpx+IwipjA ioZ7k1tvfTIqVetbCWXoO8xV/OhK2fIufIzWIIGxVrM90tgy7w3bSaH4Mpz4weYTocdg ER1g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=pSsFxHfEMcrHOSBoFMEeUFcZhoPO+KxNjOCmccE7VEc=; b=bdO6VwU+6gWDr7bjuzkIzfijqn8sCuOKEGQiNw65tnCxyOpcUSqsOmuz85mxdRInMR sFvrVtmFNfU54tv1CQINHleZwuj4jGF1W7HUtI56GAD+ZHCg5soBFU1M6jx3G4cNAN63 4hE/RRWS/73+BAkK9FNgg9y5fE8ZLZQiDKjNqDtN2InaI8dHzIeyaev4fANEfNDyqvm8 3ERKFzW8UROu+0WXafDvJGmLRTySm3caz9w0J9D6z0Gwb0fCUKDlzXaIkk7caTCvwjXW 9R4EM3907pa7np9Cz+atgtU27bBSaMeVvH5dCSMVMgfUIH+immLKVOIus8JvyII9HXM9 VngA== X-Gm-Message-State: AOAM530xCNgjOBOyNElFBdGoUxy4VAv3LDGyzCgBJghAwTwTj8r6TZbN W10TOuyC15sfaMN2vbdmQCZO9P8+xc1fT9D6rLxx+Q== X-Received: by 2002:a17:902:8f81:b0:161:f4a7:f2fc with SMTP id z1-20020a1709028f8100b00161f4a7f2fcmr30701452plo.117.1653567371993; Thu, 26 May 2022 05:16:11 -0700 (PDT) MIME-Version: 1.0 References: <20220522162802.208275-1-luca@z3ntu.xyz> <20220522162802.208275-12-luca@z3ntu.xyz> In-Reply-To: <20220522162802.208275-12-luca@z3ntu.xyz> From: Robert Foss Date: Thu, 26 May 2022 14:16:01 +0200 Message-ID: Subject: Re: [RFC PATCH 11/14] ARM: dts: qcom: msm8974: add CCI bus To: Luca Weiss Cc: linux-arm-msm@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, Loic Poulain , Rob Herring , Krzysztof Kozlowski , Todor Tomov , Andy Gross , Bjorn Andersson , Mauro Carvalho Chehab , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, matti.lehtimaki@gmail.com Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch does not apply on upstream-media/master or upstream-next/master. Is there another branch this series should be applied to? On Sun, 22 May 2022 at 18:28, Luca Weiss wrote: > > Add a node for the camera-specific i2c bus found on msm8974. > > Signed-off-by: Luca Weiss > --- > arch/arm/boot/dts/qcom-msm8974.dtsi | 62 +++++++++++++++++++++++++++++ > 1 file changed, 62 insertions(+) > > diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi > index ffa6f874917a..a80b4ae71745 100644 > --- a/arch/arm/boot/dts/qcom-msm8974.dtsi > +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi > @@ -1434,6 +1434,34 @@ blsp2_i2c5_sleep: blsp2-i2c5-sleep { > > /* BLSP2_I2C6 info is missing - nobody uses it though? */ > > + cci0_default: cci0-default { > + pins = "gpio19", "gpio20"; > + function = "cci_i2c0"; > + drive-strength = <2>; > + bias-disable; > + }; > + > + cci0_sleep: cci0-sleep { > + pins = "gpio19", "gpio20"; > + function = "gpio"; > + drive-strength = <2>; > + bias-disable; > + }; > + > + cci1_default: cci1-default { > + pins = "gpio21", "gpio22"; > + function = "cci_i2c1"; > + drive-strength = <2>; > + bias-disable; > + }; > + > + cci1_sleep: cci1-sleep { > + pins = "gpio21", "gpio22"; > + function = "gpio"; > + drive-strength = <2>; > + bias-disable; > + }; > + > spi8_default: spi8_default { > mosi { > pins = "gpio45"; > @@ -1587,6 +1615,40 @@ dsi0_phy: dsi-phy@fd922a00 { > }; > }; > > + cci: cci@fda0c000 { > + compatible = "qcom,msm8974-cci"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0xfda0c000 0x1000>; > + interrupts = ; > + clocks = <&mmcc CAMSS_TOP_AHB_CLK>, > + <&mmcc CAMSS_CCI_CCI_AHB_CLK>, > + <&mmcc CAMSS_CCI_CCI_CLK>; > + clock-names = "camss_top_ahb", > + "cci_ahb", > + "cci"; > + > + pinctrl-names = "default", "sleep"; > + pinctrl-0 = <&cci0_default &cci1_default>; > + pinctrl-1 = <&cci0_sleep &cci1_sleep>; > + > + status = "disabled"; > + > + cci_i2c0: i2c-bus@0 { > + reg = <0>; > + clock-frequency = <400000>; > + #address-cells = <1>; > + #size-cells = <0>; > + }; > + > + cci_i2c1: i2c-bus@1 { > + reg = <1>; > + clock-frequency = <400000>; > + #address-cells = <1>; > + #size-cells = <0>; > + }; > + }; > + > gpu: adreno@fdb00000 { > compatible = "qcom,adreno-330.1", "qcom,adreno"; > reg = <0xfdb00000 0x10000>; > -- > 2.36.0 >