Received: by 2002:a05:6602:18e:0:0:0:0 with SMTP id m14csp6646102ioo; Thu, 2 Jun 2022 10:40:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzrPO99VK1i14vNI9SZSj6Ql1163JHtQtr7rqkvyZXTynJFBJYKgxd5sBfdIuInQK3C0naQ X-Received: by 2002:a05:6a00:134e:b0:51b:d3d3:6a2b with SMTP id k14-20020a056a00134e00b0051bd3d36a2bmr2330695pfu.29.1654191653191; Thu, 02 Jun 2022 10:40:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654191653; cv=none; d=google.com; s=arc-20160816; b=hO+zhP+nsh9HZwbZeKsBBT71e0bPbe/mFNJi5MlQbCsLZTROE8SNYY3MWkUtnLU8Ir 2RlyM67CEP/sKgIA7dFI5FayWSiKPY4mUFuKvw75QN7PmaP4OrS6yvKKkNXO9a0yz7Q2 /0rn6Lfg4Fv1TWTI4hUtZIzr3t3yJVKwoOE9ji+3w5Hg1lCIAxReq2ET3Fw+yskKjvrT +9Skju/po79LKNgk3IegnP8yZ/QUNBnOHcMZNxkQrroMXEBkf59KQIii4UKcMLXsgTYA K+Ija4Sy5kyp98PwwrM0r9hL61Q/ifYvdN8BK/Tbq7+X/CiDzcm3CgCxIvrX57dWwEJW bS5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=NCkh7O9rp62fT3rDW2RzjNfa4i7joimFhCtYLocJRrA=; b=pv0vj/gAcqgqjfSK+Ag2j5XI39E7n+HL6cK05WyaXxNmgpEj9CiDAeQLTDbZ64dw/l 9uaWBQ4wUFXr6rWZW/aALYr94Iufb0jNCY728iXnw7TRCqivo+JQIvtS0dni2WKiEizK D2QI/K7Rf0p7VLkCG6bkMwXkf9ROHiLq9FRyLSggJVgCbMRTb1gwwRhMBfgaa183g3lO le4Efch2gBjwnyFOsMS1DprIGkJXqACD1br46tRZRwNVSluWj0J8sDimmd3BXQIxf+3f ypA4PjOS2526d+YYV7N7biuQAt8fv4JyHahmaXD0odi0J6wA2Baao1RZUauOJVFn3WtE nvDQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jWtafRd6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l13-20020a6542cd000000b003c1b7e2c4dcsi6813528pgp.286.2022.06.02.10.40.30; Thu, 02 Jun 2022 10:40:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jWtafRd6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234948AbiFBMY0 (ORCPT + 99 others); Thu, 2 Jun 2022 08:24:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54220 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234811AbiFBMYY (ORCPT ); Thu, 2 Jun 2022 08:24:24 -0400 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1DE795C35F for ; Thu, 2 Jun 2022 05:24:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1654172663; x=1685708663; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=RPaYs2e4VEQbh64WV+PrgBDqdrljlSQLbrEW9Z5ialk=; b=jWtafRd6PXKwMgMxj2HuC4Ypin3Oy0ZuKLniecakGK84oTD/9YV7h3ND tpsIWDUrtVIxo3WIu9mcB0ZmZxWY29mdXipNK6kLNNOFi1jETnAA7FSn7 bJlp+EOpC0CBKzQOefkVBuvKYB8bHc/mPhjN0PiSap8jf9yAUrtssqCa2 MXkQAs/f8s+Ikae3ij7/gNIlJZSmT+WB2TyfO04H3JZwIb48otkMPjxuv EAYliLkfNdx1vYrII8tIQhLmJU5sU01ppMh2Skq12x2IKTohpZfE9/5Cf qaYrS+M36mFYsj/BFXWahjTPgMKPC6b7eQBBMUoX1YGV54LFbwxyCf7qN Q==; X-IronPort-AV: E=McAfee;i="6400,9594,10365"; a="301296203" X-IronPort-AV: E=Sophos;i="5.91,271,1647327600"; d="scan'208";a="301296203" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Jun 2022 05:24:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,271,1647327600"; d="scan'208";a="530554494" Received: from unknown (HELO localhost.localdomain) ([10.226.216.117]) by orsmga003.jf.intel.com with ESMTP; 02 Jun 2022 05:24:01 -0700 From: kah.jing.lee@intel.com To: arnd@arndb.de, gregkh@linuxfoundation.org Cc: linux-kernel@vger.kernel.org, dinguyen@kernel.org, tien.sung.ang@intel.com, Kah Jing Lee , Ley Foon Tan Subject: [PATCH 2/2] dt-bindings: misc: Add the system id binding for Altera(Intel) FPGA platform Date: Thu, 2 Jun 2022 20:22:47 +0800 Message-Id: <20220602122246.3021328-1-kah.jing.lee@intel.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kah Jing Lee This binding is created for Altera(Intel) FPGA platform System ID soft IP. The Altera(Intel) Sysid component is generally part of an FPGA design. The component can be hotplugged when the FPGA is reconfigured. Signed-off-by: Ley Foon Tan Signed-off-by: Kah Jing Lee --- .../bindings/misc/intel,socfpga-sysid.yaml | 39 +++++++++++++++++++ 1 file changed, 39 insertions(+) create mode 100644 Documentation/devicetree/bindings/misc/intel,socfpga-sysid.yaml diff --git a/Documentation/devicetree/bindings/misc/intel,socfpga-sysid.yaml b/Documentation/devicetree/bindings/misc/intel,socfpga-sysid.yaml new file mode 100644 index 000000000000..470444248365 --- /dev/null +++ b/Documentation/devicetree/bindings/misc/intel,socfpga-sysid.yaml @@ -0,0 +1,39 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/misc/intel,socfpga-sysid.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel Sysid IP core driver + +maintainers: + - Arnd Bergmann + - Greg Kroah-Hartman + +description: | + The Altera Sysid component is generally part of an FPGA design. The + component can be hotplugged when the FPGA is reconfigured. This patch + fixes the driver to support the component being hotplugged. + +properties: + compatible: + items: + - const: intel,socfpga-sysid-1.0 + + reg: + items: + - description: physical address and length of the registers which + contain revision and debug features + +additionalProperties: false + +required: + - compatible + - reg + +examples: + - | + sysid_qsys: sysid@10000 { + compatible = "intel,socfpga-sysid-1.0"; + reg = < 0x10000 0x00000008 >; + }; -- 2.25.1