Received: by 2002:a5d:9c59:0:0:0:0:0 with SMTP id 25csp46594iof; Sun, 5 Jun 2022 20:39:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzgFL7nT8Z1/Kf8nf57jbvG3f1yeinXQeiVrGo7YUdmON9IJfZNcaoawuFcdK3ZjJP5ztnQ X-Received: by 2002:a17:90a:a614:b0:1df:8aec:cc71 with SMTP id c20-20020a17090aa61400b001df8aeccc71mr24035444pjq.82.1654486784359; Sun, 05 Jun 2022 20:39:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654486784; cv=none; d=google.com; s=arc-20160816; b=UerZoNhrNB/A9TkCXVvqm2FXSFPKNPnJjLhecK6hKOuLhca31KwUL+e5n5dqPoYdZo OUMJRe163sU72Sq6rkIGKWTounwFeXz+T8nzaovBNfX7+zgwrwh6XQHA8+HxdZhQrIrP 99fm+VbyX+rrVHft34OveUsYeJhQ2f4BdRizEqKAEqMC378SS29eDQ0LMQ3hHPOKQw/E JuJyB8d8oTabcHqQzcC+QUfRHaC2c4cfxNyfU6EXS9DW6IGftK663qaUr1XmRPn+vM7P dba34iGE3BsLB92b21ylsUrh/3BflHZiKZbXErZG4S98t+7OZltdPjmKQsyXynX9i7sN pQ2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=tpJWzwngsNVV+AemIsdXlOzVaecqFNTk6LE17WckmtA=; b=S7fhev4hrCE5ZB6zdkOXAC348l34oTzgCqPl2Nki1VYYcB5e087UNtnlyYfzn5GYcB CZwTXFYFHnZeyBg6RBq3xUfAUAmZgcdfdDirisiE6/8Bp4n+Lyp9NPngc1mAQwpcJftm z+jiKuAAiG4MV0Jtx9UD0IzQLTFxDpR60SQCPLPpedZaoYn1vGZ+eVwKFQPFiZi0hhG5 /UFCwroPYo/mW4QUssCDLypOdXiEHdR4ZA8XppGIQMipZnKGROAoF1bEdVPNr/WgSWwS zSNapXEX4vIQhdeWeZG6bmMbre+93sBccfPfv7PYMgfTmYzZ7tnWMVJkKPdFjt9boOZt 0vEA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@zx2c4.com header.s=20210105 header.b=jWqnFpzn; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=zx2c4.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id d184-20020a6368c1000000b003fd023128f8si14052269pgc.851.2022.06.05.20.39.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 05 Jun 2022 20:39:44 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@zx2c4.com header.s=20210105 header.b=jWqnFpzn; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=zx2c4.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id F1769546B0; Sun, 5 Jun 2022 20:36:35 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232439AbiFDGfj (ORCPT + 99 others); Sat, 4 Jun 2022 02:35:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47388 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231144AbiFDGfi (ORCPT ); Sat, 4 Jun 2022 02:35:38 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2ED1015730 for ; Fri, 3 Jun 2022 23:35:38 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id B7B4C60C3B for ; Sat, 4 Jun 2022 06:35:37 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8A87FC385B8; Sat, 4 Jun 2022 06:35:36 +0000 (UTC) Authentication-Results: smtp.kernel.org; dkim=pass (1024-bit key) header.d=zx2c4.com header.i=@zx2c4.com header.b="jWqnFpzn" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=zx2c4.com; s=20210105; t=1654324534; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding; bh=tpJWzwngsNVV+AemIsdXlOzVaecqFNTk6LE17WckmtA=; b=jWqnFpznLw1T82pnA3SizMJwOVFVAT4thBw1FtplrAJNg5kigFnohKlUnSW+HTowyekTP0 VxUTh61t/Gi9nqSSImvs2r1c8FgLrhvpeOt0blNu1i55nDULjqkNXrDcA9D7H53aOl9Mx6 D/fwG/iBmzYsS+qujC3k26jbablEgQE= Received: by mail.zx2c4.com (ZX2C4 Mail Server) with ESMTPSA id 5b4ed355 (TLSv1.3:AEAD-AES256-GCM-SHA384:256:NO); Sat, 4 Jun 2022 06:35:33 +0000 (UTC) From: "Jason A. Donenfeld" To: chenhuacai@kernel.org, kernel@xen0n.name, linux-kernel@vger.kernel.org, arnd@arndb.de Cc: "Jason A. Donenfeld" Subject: [PATCH] LoongArch: Remove MIPS comment about cycle counter Date: Sat, 4 Jun 2022 08:35:25 +0200 Message-Id: <20220604063525.397826-1-Jason@zx2c4.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This comment block was taken originally from the MIPS architecture code, where indeed there are particular assumptions one can make regarding SMP and !SMP and cycle counters. On LoongArch, however, the rdtime family of functions is always available. As Xuerui wrote: The rdtime family of instructions is in fact guaranteed to be available on LoongArch; LoongArch's subsets all contain them, even the 32-bit "Primary" subset intended for university teaching -- they provide the rdtimeh.w and rdtimel.w pair of instructions that access the same 64-bit counter. So this commit simply removes the incorrect comment block. Link: https://lore.kernel.org/lkml/e78940bc-9be2-2fe7-026f-9e64a1416c9f@xen0n.name/ Fixes: b738c106f735 ("LoongArch: Add other common headers") Signed-off-by: Jason A. Donenfeld --- arch/loongarch/include/asm/timex.h | 7 ------- 1 file changed, 7 deletions(-) diff --git a/arch/loongarch/include/asm/timex.h b/arch/loongarch/include/asm/timex.h index d3ed99a4fdbd..fb41e9e7a222 100644 --- a/arch/loongarch/include/asm/timex.h +++ b/arch/loongarch/include/asm/timex.h @@ -12,13 +12,6 @@ #include #include -/* - * Standard way to access the cycle counter. - * Currently only used on SMP for scheduling. - * - * We know that all SMP capable CPUs have cycle counters. - */ - typedef unsigned long cycles_t; #define get_cycles get_cycles -- 2.35.1